Zenode.ai Logo
Beta
74LVCH16374A - Block Diagram
Integrated Circuits (ICs)

74LVCH16374APAG8

Obsolete
Renesas Electronics Corporation

3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5.0V TOLERANT I/O, AND BUS-HOLD

Deep-Dive with AI

Search across all available documentation for this part.

74LVCH16374A - Block Diagram
Integrated Circuits (ICs)

74LVCH16374APAG8

Obsolete
Renesas Electronics Corporation

3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5.0V TOLERANT I/O, AND BUS-HOLD

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

Specification74LVCH16374APAG8
Clock Frequency150 MHz
Current - Output High, Low24 mA
Current - Quiescent (Iq)10 µA
FunctionStandard
Input Capacitance4.5 pF
Max Propagation Delay @ V, Max CL4.5 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / Case48-TFSOP
Package / Case0.24 in
Package / Case [custom]6.1 mm
Supplier Device Package48-TSSOP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]2.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

74LVCH16374A Series

The 74LVCH16374A 16-bit edge-triggered D-type register is ideal for use as a buffer register for data synchronization and storage. Flow-through organization of signal pins simplifies layout. All pins of the 74LVCH16374A can be driven from either 3.3V or 5V devices which allows the use of this device as a translator in a mixed 3.3V/5V supply system. The 74LVCH16374A has "bus-hold" which prevents floating inputs and eliminates the need for pull-up/down resistors. The 74LVCH16374A operates at -40C to +85C

Documents

Technical documentation and resources