
TLV5618ACD
Active12-BIT, 2.5 US DUAL DAC, SERIAL INPUT, PGRMABLE SETTLING TIME, Q TEMP AVAILABLE
Deep-Dive with AI
Search across all available documentation for this part.

TLV5618ACD
Active12-BIT, 2.5 US DUAL DAC, SERIAL INPUT, PGRMABLE SETTLING TIME, Q TEMP AVAILABLE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | TLV5618ACD |
|---|---|
| Architecture | String DAC |
| Data Interface | SPI |
| Differential Output | False |
| INL/DNL (LSB) | 2 LSB, 0.5 LSB |
| Mounting Type | Surface Mount |
| Number of Bits | 12 bits |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Output Type | Voltage - Buffered |
| Package / Case | 8-SOIC |
| Package / Case [x] | 0.154 in |
| Package / Case [y] | 3.9 mm |
| Reference Type | External |
| Settling Time | 10 µs |
| Supplier Device Package | 8-SOIC |
| Voltage - Supply, Analog | 5 V |
| Voltage - Supply, Analog [Max] | 3.3 V |
| Voltage - Supply, Analog [Min] | 2.7 V |
| Voltage - Supply, Digital | 5 V |
| Voltage - Supply, Digital [Max] | 3.3 V |
| Voltage - Supply, Digital [Min] | 2.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 15.58 | |
| 10 | $ 14.32 | |||
| 75 | $ 13.73 | |||
| 150 | $ 12.09 | |||
| 300 | $ 11.50 | |||
| 525 | $ 10.76 | |||
| Texas Instruments | TUBE | 1 | $ 13.26 | |
| 100 | $ 11.58 | |||
| 250 | $ 8.93 | |||
| 1000 | $ 7.99 | |||
Description
General part information
TLV5618A Series
The TLV5618A is a dual 12-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface is compatible with TMS320, SPI™, QSPI™, and Microwire™ serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.
The resistor string output voltage is buffered by an x2 gain rail-to-rail output buffer. The buffer features a Class-AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation.
Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package in standard commercial and industrial temperature ranges.
Documents
Technical documentation and resources