Zenode.ai Logo
Beta
Texas Instruments-TMS32C6711DZDPA167 Digital Signal Processors - DSPs DSP Floating-Point 32bit 167MHz 1336MIPS 272-Pin BGA Tray
Integrated Circuits (ICs)

SM320C6713GDPS20EP

Obsolete
Texas Instruments

DSP FLOATING-POINT 32BIT 200MHZ 1600MIPS 272-PIN BGA

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
Texas Instruments-TMS32C6711DZDPA167 Digital Signal Processors - DSPs DSP Floating-Point 32bit 167MHz 1336MIPS 272-Pin BGA Tray
Integrated Circuits (ICs)

SM320C6713GDPS20EP

Obsolete
Texas Instruments

DSP FLOATING-POINT 32BIT 200MHZ 1600MIPS 272-PIN BGA

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSM320C6713GDPS20EP
Clock Rate200 MHz
Mounting TypeSurface Mount
Non-Volatile MemoryExternal
On-Chip RAM264 kB
Operating Temperature [Max]105 °C
Operating Temperature [Min]-55 °C
Package / Case272-BBGA
Supplier Device Package272-BGA (27x27)
TypeFloating Point
Voltage - Core1.26 V
Voltage - I/O3.3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SM320VC5421-EP Series

The SM320C6727B is the next generation of Texas Instruments’ C67x generation of high-performance 32-/64-bit floating-point digital signal processor.

Enhanced C67x+ CPU.The C67x+ CPU is an enhanced version of the C67x CPU used on the C671x DSPs. It is compatible with the C67x CPU but offers significant improvements in speed, code density, and floating-point performance per clock cycle. At 300 MHz, the CPU is capable of a maximum performance of 2400 MIPS/1800 MFLOPS by executing up to eight instructions (six of which are floating-point instructions) in parallel each cycle. The CPU natively supports 32-bit fixed-point, 32-bit single-precision floating-point, and 64-bit double-precision floating-point arithmetic.

Efficient Memory System.The memory controller maps the large on-chip 256K-byte RAM and 384K-byte ROM as unified program/data memory. Development is simplified since there is no fixed division between program and data memory size as on some other devices.

Documents

Technical documentation and resources