Zenode.ai Logo
Beta
16-TSSOP
Integrated Circuits (ICs)

MC74HCT259ADTR2G

Obsolete
ON Semiconductor

8-BIT ADDRESSABLE LATCH 1-OF-8 DECODER

Deep-Dive with AI

Search across all available documentation for this part.

16-TSSOP
Integrated Circuits (ICs)

MC74HCT259ADTR2G

Obsolete
ON Semiconductor

8-BIT ADDRESSABLE LATCH 1-OF-8 DECODER

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationMC74HCT259ADTR2G
Circuit1:8
Current - Output High, Low [custom]5.2 mA
Current - Output High, Low [custom]5.2 mA
Delay Time - Propagation42 ns
Independent Circuits1
Logic TypeD-Type, Addressable
Mounting TypeSurface Mount
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output Type1.81 mOhm
Package / Case16-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
Supplier Device Package16-TSSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.15
10$ 0.68
25$ 0.57
100$ 0.44
250$ 0.38
500$ 0.34
1000$ 0.31

Description

General part information

MC74HCT259A Series

The MC74HCT259A is identical in pinout to the LS259. The device inputs are compatible with standard CMOS and LSTTL outputs. The HCT259A has four modes of operation as shown in the mode selection table. In the addressable latch mode, the data on Data In is written into the addressed latch. The addressed latch follows the data input with all nonaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the oneofeight decoding or demultiplexing mode, the addressed output follows the state of Data In with all other outputs in the LOW state. In the Reset mode all outputs are LOW and unaffected by the address and data inputs. When operating the HCT259A as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.