DS92LV3241TVS/NOPB
Active20-85 MHZ 32-BIT CHANNEL LINK II SERIALIZER
Deep-Dive with AI
Search across all available documentation for this part.
DS92LV3241TVS/NOPB
Active20-85 MHZ 32-BIT CHANNEL LINK II SERIALIZER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | DS92LV3241TVS/NOPB |
|---|---|
| Data Rate | 2.72 Gbps |
| Function | Serializer |
| Input Type | Channel Link II (LVCMOS) |
| Mounting Type | Surface Mount |
| Number of Inputs | 32 |
| Number of Outputs | 4 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Channel Link II (LVDS) |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Voltage - Supply [Max] | 3.465 V |
| Voltage - Supply [Min] | 3.135 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 1 | $ 14.78 | |
| 10 | $ 13.59 | |||
| 25 | $ 13.02 | |||
| 160 | $ 11.47 | |||
| 320 | $ 10.91 | |||
| 480 | $ 10.21 | |||
| 960 | $ 9.36 | |||
| Texas Instruments | JEDEC TRAY (10+1) | 1 | $ 13.28 | |
| 100 | $ 11.60 | |||
| 250 | $ 8.94 | |||
| 1000 | $ 8.00 | |||
Description
General part information
DS92LV3241 Series
The DS92LV3241 (SER) serializes a 32-bit data bus into 2 or 4 (selectable) embedded clock LVDS serial channels for a data payload rate up to 2.72 Gbps over cables such as CATx, or backplanes FR-4 traces. The companion DS92LV3242 (DES) deserializes the 2 or 4 LVDS serial data channels, de-skews channel-to-channel delay variations and converts the LVDS data stream back into a 32-bit LVCMOS parallel data bus.
On-chip data Randomization/Scrambling and DC balance encoding and selectable serializer Pre-emphasis ensure a robust, low-EMI transmission over longer, lossy cables and backplanes. The Deserializer automatically locks to incoming data without an external reference clock or special sync patterns, providing an easy "plug-and-lock" operation.
By embedding the clock in the data payload and including signal conditioning functions, the Channel-Link II SerDes devices reduce trace count, eliminate skew issues, simplify design effort and lower cable/connector cost for a wide variety of video, control and imaging applications. A built-in AT-SPEED BIST feature validates link integrity and may be used for system diagnostics.
Documents
Technical documentation and resources
