
SN74F00DR
Active4-CH, 2-INPUT, 4.5-V TO 5.5-V BIPOLAR NAND GATES
Deep-Dive with AI
Search across all available documentation for this part.

SN74F00DR
Active4-CH, 2-INPUT, 4.5-V TO 5.5-V BIPOLAR NAND GATES
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74F00DR |
|---|---|
| Current - Output High, Low [custom] | 1 mA |
| Current - Output High, Low [custom] | 20 mA |
| Input Logic Level - Low | 0.8 V |
| Logic Type | NAND Gate |
| Max Propagation Delay @ V, Max CL | 5 ns |
| Mounting Type | Surface Mount |
| Number of Circuits | 4 |
| Number of Inputs | 2 |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 14-SOIC |
| Package / Case [x] | 0.154 in |
| Package / Case [y] | 3.9 mm |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.57 | |
| 10 | $ 0.50 | |||
| 25 | $ 0.47 | |||
| 100 | $ 0.38 | |||
| 250 | $ 0.36 | |||
| 500 | $ 0.30 | |||
| 1000 | $ 0.24 | |||
| Digi-Reel® | 1 | $ 0.57 | ||
| 10 | $ 0.50 | |||
| 25 | $ 0.47 | |||
| 100 | $ 0.38 | |||
| 250 | $ 0.36 | |||
| 500 | $ 0.30 | |||
| 1000 | $ 0.24 | |||
| Tape & Reel (TR) | 2500 | $ 0.22 | ||
| 5000 | $ 0.20 | |||
| 7500 | $ 0.19 | |||
| 12500 | $ 0.19 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.47 | |
| 100 | $ 0.32 | |||
| 250 | $ 0.25 | |||
| 1000 | $ 0.17 | |||
Description
General part information
SN74F00 Series
These devices contain four independent 2-input NAND gates. They perform the Boolean functionsor Y = A\ + B\ in positive logic.
The SN54F00 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F00 is characterized for operation from 0°C to 70°C.
These devices contain four independent 2-input NAND gates. They perform the Boolean functionsor Y = A\ + B\ in positive logic.
Documents
Technical documentation and resources