Zenode.ai Logo
Beta
TSSOP (DGG)
Integrated Circuits (ICs)

SN74ABT16373ADGGR

Active
Texas Instruments

16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

TSSOP (DGG)
Integrated Circuits (ICs)

SN74ABT16373ADGGR

Active
Texas Instruments

16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ABT16373ADGGR
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low [custom]64 mA
Current - Output High, Low [custom]32 mA
Delay Time - Propagation4.1 ns
Independent Circuits2
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case48-TFSOP
Package / Case0.24 in
Package / Case [custom]6.1 mm
Supplier Device Package48-TSSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.57
10$ 1.41
25$ 1.33
100$ 1.13
250$ 1.06
500$ 0.93
1000$ 0.77
Digi-Reel® 1$ 1.57
10$ 1.41
25$ 1.33
100$ 1.13
250$ 1.06
500$ 0.93
1000$ 0.77
Tape & Reel (TR) 2000$ 0.72
6000$ 0.69
10000$ 0.67
Texas InstrumentsLARGE T&R 1$ 1.18
100$ 0.97
250$ 0.70
1000$ 0.53

Description

General part information

SN74ABT16373A Series

The 'ABT16373A are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (OE\) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.