
TLV5623CDGKR
Active8-BIT, 3 US DAC, SERIAL INPUT, PGRMABLE SETTLING TIME/ POWER CONSUMPTION, ULTRA LOW POWER
Deep-Dive with AI
Search across all available documentation for this part.

TLV5623CDGKR
Active8-BIT, 3 US DAC, SERIAL INPUT, PGRMABLE SETTLING TIME/ POWER CONSUMPTION, ULTRA LOW POWER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | TLV5623CDGKR |
|---|---|
| Architecture | String DAC |
| Data Interface | SPI |
| Differential Output | False |
| INL/DNL (LSB) | 0.07 LSB, 0.3 LSB |
| Mounting Type | Surface Mount |
| Number of Bits | 8 |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Output Type | Voltage - Buffered |
| Package / Case | 8-MSOP, 8-TSSOP |
| Package / Case | 3 mm |
| Package / Case [custom] | 0.118 in |
| Reference Type | External |
| Settling Time | 20 µs |
| Voltage - Supply, Analog | 5 V |
| Voltage - Supply, Analog [Max] | 3.3 V |
| Voltage - Supply, Analog [Min] | 2.7 V |
| Voltage - Supply, Digital | 5 V |
| Voltage - Supply, Digital [Max] | 3.3 V |
| Voltage - Supply, Digital [Min] | 2.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 2500 | $ 1.73 | |
| 5000 | $ 1.66 | |||
| Texas Instruments | LARGE T&R | 1 | $ 2.71 | |
| 100 | $ 2.37 | |||
| 250 | $ 1.66 | |||
| 1000 | $ 1.34 | |||
Description
General part information
TLV5623 Series
The TLV5623 is a 8-bit voltage output digital-to-analog converter (DAC) with a flexible 4-wire serial interface. The 4-wire serial interface allows glueless interface to TMS320, SPI, QSPI, and Microwire serial ports. The TLV5623 is programmed with a 16-bit serial string containing 4 control and 8 data bits. Developed for a wide range of supply voltages, the TLV5623 can operate from 2.7 V to 5.5 V.
The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The settling time of the DAC is programmable to allow the designer to optimize speed versus power dissipation. The settling time is chosen by the control bits within the 16-bit serial input string. A high-impedance buffer is integrated on the REFIN terminal to reduce the need for a low source impedance drive to the terminal.
Implemented with a CMOS process, the TLV5623 is designed for single supply operation from 2.7 V to 5.5 V. The device is available in an 8-terminal SOIC package. The TLV5623C is characterized for operation from 0°C to 70°C. The TLV5623I is characterized for operation from -40°C to 85°C.
Documents
Technical documentation and resources