Zenode.ai Logo
Beta
ISL98002-170 Functional Diagram
Integrated Circuits (ICs)

ISL98002CRZ-170

Obsolete
Renesas Electronics Corporation

TRIPLE VIDEO DIGITIZER WITH DIGITAL PLL

Deep-Dive with AI

Search across all available documentation for this part.

ISL98002-170 Functional Diagram
Integrated Circuits (ICs)

ISL98002CRZ-170

Obsolete
Renesas Electronics Corporation

TRIPLE VIDEO DIGITIZER WITH DIGITAL PLL

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationISL98002CRZ-170
Mounting TypeSurface Mount
Number of Bits8
Number of Channels [custom]3
Package / Case72-VFQFN Exposed Pad
Power (Watts)600 mW
Supplier Device Package72-QFN (10x10)
Voltage - Supply, Analog [Max]2 V, 3.6 V
Voltage - Supply, Analog [Min]3 V, 1.65 V
Voltage - Supply, Digital [Max]3.6 V, 2 V
Voltage - Supply, Digital [Min]1.65 V, 3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 15$ 49.03

Description

General part information

ISL98002-170 Series

The ISL98002 3-Channel, 8-bit Analog Front End (AFE) contains all the functions necessary to digitize analog YPbPr video signals and RGB graphics signals from DVD players, digital VCRs, video set-top boxes, and personal computers. This product family's conversion rates support HDTV resolutions up to 1080p and PC monitor resolutions up to UXGA, while the front end's programmable input bandwidth ensures sharp, clear images at all resolutions. To maximize performance with the widest variety of video sources, the ISL98002 features a fast-responding digital PLL (DPLL), providing extremely low jitter with PC graphics signals and quick recovery from VCR head switching with video signals. Integrated HSYNC and SOG processing eliminate the need for external slicers, sync separators, Schmitt triggers, and filters. Glitchless, automatic Macrovision®- compliance is obtained by a digital Macrovision® detection function that detects and automatically removes Macrovision® from the HSYNC signal. Ease of use is also emphasized with features such as the elimination of PLL charge pump current/VCO range programming and single-bit switching between RGB and YPbPr signals. Automatic Black Level Compensation (ABLC™) eliminates part-to-part offset variation, ensuring perfect black level performance in every application.

Documents

Technical documentation and resources