
SN74LVTZ244DWR
Active8-CH, 2.7-V TO 3.6-V BUFFERS WITH BUS-HOLD, TTL-COMPATIBLE CMOS INPUTS AND 3-STATE OUTPUTS
Deep-Dive with AI
Search across all available documentation for this part.

SN74LVTZ244DWR
Active8-CH, 2.7-V TO 3.6-V BUFFERS WITH BUS-HOLD, TTL-COMPATIBLE CMOS INPUTS AND 3-STATE OUTPUTS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LVTZ244DWR |
|---|---|
| Current - Output High, Low [custom] | 64 mA |
| Current - Output High, Low [custom] | 32 mA |
| Logic Type | Buffer, Non-Inverting |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 4 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | 3-State |
| Package / Case | 20-SOIC |
| Package / Case [y] | 0.295 in |
| Package / Case [y] | 7.5 mm |
| Supplier Device Package | 20-SOIC |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 2.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 1.52 | |
| 10 | $ 0.96 | |||
| 25 | $ 0.81 | |||
| 100 | $ 0.65 | |||
| 250 | $ 0.56 | |||
| 500 | $ 0.51 | |||
| 1000 | $ 0.47 | |||
| Digi-Reel® | 1 | $ 1.52 | ||
| 10 | $ 0.96 | |||
| 25 | $ 0.81 | |||
| 100 | $ 0.65 | |||
| 250 | $ 0.56 | |||
| 500 | $ 0.51 | |||
| 1000 | $ 0.47 | |||
| Tape & Reel (TR) | 2000 | $ 0.44 | ||
| 4000 | $ 0.41 | |||
| 6000 | $ 0.39 | |||
| 10000 | $ 0.38 | |||
| 14000 | $ 0.37 | |||
| 20000 | $ 0.36 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.68 | |
| 100 | $ 0.52 | |||
| 250 | $ 0.38 | |||
| 1000 | $ 0.27 | |||
Description
General part information
SN74LVTZ244 Series
These octal buffers/drivers are designed specifically for low-voltage (3.3-V) VCCoperation with the capability to provide a TTL interface to a 5-V system environment.
These devices are organized as two 4-bit line drivers with separate output-enable () inputs. Whenis low, the device passes data from the A inputs to the Y outputs. Whenis high, the outputs are in the high-impedance state.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
Documents
Technical documentation and resources