Deep-Dive with AI
Search across all available documentation for this part.
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN65LVEP11DR |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Frequency - Max [Max] | 3.8 GHz |
| Input | PECL, ECL |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | ECL, PECL |
| Package / Case | 8-SOIC |
| Package / Case [x] | 0.154 in |
| Package / Case [y] | 3.9 mm |
| Ratio - Input:Output [custom] | 1:2 |
| Supplier Device Package | 8-SOIC |
| Type | Fanout Buffer (Distribution) |
| Voltage - Supply [Max] | 3.8 V |
| Voltage - Supply [Min] | 2.375 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 5.09 | |
| 10 | $ 4.57 | |||
| 25 | $ 4.32 | |||
| 100 | $ 3.74 | |||
| 250 | $ 3.55 | |||
| 500 | $ 3.19 | |||
| 1000 | $ 2.69 | |||
| Digi-Reel® | 1 | $ 5.09 | ||
| 10 | $ 4.57 | |||
| 25 | $ 4.32 | |||
| 100 | $ 3.74 | |||
| 250 | $ 3.55 | |||
| 500 | $ 3.19 | |||
| 1000 | $ 2.69 | |||
| Tape & Reel (TR) | 2500 | $ 2.55 | ||
| Texas Instruments | LARGE T&R | 1 | $ 3.84 | |
| 100 | $ 3.37 | |||
| 250 | $ 2.36 | |||
| 1000 | $ 1.90 | |||
Description
General part information
SN65LVEP11 Series
The SN65LVEP11 is a differential 1:2 PECL/ECL fanout buffer. The device includes circuitry to maintain known logic levels when the inputs are in an open condition. Single-ended clock input operation is limited to VCC≥ 3 V in PECL mode, or VEE≤ 3 V in NECL mode. The device is housed in an industry-standard SOIC-8 package and is also available in TSSOP-8 package option.
The SN65LVEP11 is a differential 1:2 PECL/ECL fanout buffer. The device includes circuitry to maintain known logic levels when the inputs are in an open condition. Single-ended clock input operation is limited to VCC≥ 3 V in PECL mode, or VEE≤ 3 V in NECL mode. The device is housed in an industry-standard SOIC-8 package and is also available in TSSOP-8 package option.
Documents
Technical documentation and resources