Zenode.ai Logo
Beta
7-PDIP Less Pin 6
Discrete Semiconductor Products

DTC123YCAT116

Active
Rohm Semiconductor

NPN, SOT-23, R1≠R2 LEAK ABSORPTION TYPE DIGITAL TRANSISTOR (BIAS RESISTOR BUILT-IN TRANSISTOR)

Deep-Dive with AI

Search across all available documentation for this part.

7-PDIP Less Pin 6
Discrete Semiconductor Products

DTC123YCAT116

Active
Rohm Semiconductor

NPN, SOT-23, R1≠R2 LEAK ABSORPTION TYPE DIGITAL TRANSISTOR (BIAS RESISTOR BUILT-IN TRANSISTOR)

Technical Specifications

Parameters and characteristics for this part

SpecificationDTC123YCAT116
Current - Collector (Ic) (Max) [Max]100 mA
Current - Collector Cutoff (Max) [Max]500 nA
DC Current Gain (hFE) (Min) @ Ic, Vce [Min]33
Frequency - Transition250 MHz
Mounting TypeSurface Mount
Package / CaseSOT-23-3, TO-236-3, SC-59
Power - Max [Max]200 mW
Resistor - Base (R1)2.2 kOhm
Resistor - Emitter Base (R2)10 kOhms
Supplier Device PackageSST3
Transistor TypeNPN - Pre-Biased
Vce Saturation (Max) @ Ib, Ic300 mV
Voltage - Collector Emitter Breakdown (Max) [Max]50 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.23
10$ 0.14
100$ 0.09
500$ 0.06
1000$ 0.06
Digi-Reel® 1$ 0.23
10$ 0.14
100$ 0.09
500$ 0.06
1000$ 0.06
Tape & Reel (TR) 3000$ 0.03
6000$ 0.03
9000$ 0.03
15000$ 0.03
21000$ 0.03

Description

General part information

DTC123 Series

DTC123YU3HZG is an digital transistor (Resistor built-in type transistor). Built-in bias resistors enable the configuration of an inverter circuit without connecting external input resistors. This is a high-reliability product of automotive grade qualified to AEC-Q101.

Documents

Technical documentation and resources

Transistor, MOSFET Flammability

Related Document

SOT-23 T116 Taping Spec

Datasheet

SST3 Part Marking

Related Document

Product Change Notice EN

Datasheet

Technical Data Sheet EN

Datasheet

Moisture Sensitivity Level - Transistors

Package Information

Certificate of not containing SVHC under REACH Regulation

Environmental Data

Two-Resistor Model for Thermal Simulation

Thermal Design

Condition of Soldering / Land Pattern Reference

Package Information

How to Use LTspice® Models: Tips for Improving Convergence

Schematic Design & Verification

How to Create Symbols for PSpice Models

Models

Notes for Temperature Measurement Using Thermocouples

Thermal Design

Types and Features of Transistors

Application Note

Part Explanation

Application Note

Compliance of the RoHS directive

Environmental Data

Anti-Whisker formation - Transistors

Package Information

Temperature derating method for Safe Operating Area (SOA)

Schematic Design & Verification

Method for Calculating Junction Temperature from Transient Thermal Resistance Data

Thermal Design

Notes for Calculating Power Consumption:Static Operation

Thermal Design

Package Dimensions

Package Information

What Is Thermal Design

Thermal Design

PCB Layout Thermal Design Guide

Thermal Design

Basics of Thermal Resistance and Heat Dissipation

Thermal Design

Precautions When Measuring the Rear of the Package with a Thermocouple

Thermal Design

Method for Monitoring Switching Waveform

Schematic Design & Verification

Overview of ROHM's Simulation Models(for ICs and Discrete Semiconductors)

Technical Article

List of Transistor Package Thermal Resistance

Thermal Design

Impedance Characteristics of Bypass Capacitor

Schematic Design & Verification

Importance of Probe Calibration When Measuring Power: Deskew

Schematic Design & Verification

ESD Data

Characteristics Data

Reliability Test Result

Manufacturing Data

Measurement Method and Usage of Thermal Resistance RthJC

Thermal Design

Notes for Temperature Measurement Using Forward Voltage of PN Junction

Thermal Design

Constitution Materials List

Environmental Data

Calculation of Power Dissipation in Switching Circuit

Schematic Design & Verification

About Export Regulations

Export Information

What is a Thermal Model? (Transistor)

Thermal Design

How to Use LTspice® Models

Schematic Design & Verification