ADS6144IRHBT
Active14-BIT, 105-MSPS ANALOG-TO-DIGITAL CONVERTER (ADC)
Deep-Dive with AI
Search across all available documentation for this part.
ADS6144IRHBT
Active14-BIT, 105-MSPS ANALOG-TO-DIGITAL CONVERTER (ADC)
Technical Specifications
Parameters and characteristics for this part
| Specification | ADS6144IRHBT |
|---|---|
| Architecture | Pipelined |
| Configuration | S/H-ADC |
| Data Interface | LVDS - Parallel, Parallel |
| Input Type | Differential |
| Mounting Type | Surface Mount |
| Number of A/D Converters | 1 |
| Number of Bits | 14 |
| Number of Inputs | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 32-VFQFN Exposed Pad |
| Ratio - S/H:ADC | 1:1 |
| Reference Type | External, Internal |
| Sampling Rate (Per Second) | 105 M |
| Supplier Device Package | 32-VQFN (5x5) |
| Voltage - Supply, Analog [Max] | 3.6 V |
| Voltage - Supply, Analog [Min] | 3 V |
| Voltage - Supply, Digital [Max] | 3.6 V |
| Voltage - Supply, Digital [Min] | 1.65 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 59.83 | |
| 10 | $ 56.21 | |||
| 25 | $ 54.39 | |||
| 100 | $ 50.40 | |||
| Digi-Reel® | 1 | $ 59.83 | ||
| 10 | $ 56.21 | |||
| 25 | $ 54.39 | |||
| 100 | $ 50.40 | |||
| Tape & Reel (TR) | 250 | $ 48.95 | ||
| Texas Instruments | SMALL T&R | 1 | $ 54.93 | |
| 100 | $ 48.83 | |||
| 250 | $ 40.14 | |||
| 1000 | $ 35.90 | |||
Description
General part information
ADS6144 Series
ADS6145/ADS6144/ADS6143/ADS6142 (ADS614X) are a family of 14-bit A/D converters with sampling frequencies up to 125 MSPS. The high performance and low power consumption of the ADS614X are combined in a compact 32 QFN package. An internal high bandwidth sample and hold and a low jitter clock buffer help to achieve high SNR and high SFDR even at high input frequencies.
The ADS614X feature coarse and fine gain options to improve SFDR performance at lower full-scale analog input ranges.
The digital data outputs are either parallel CMOS or DDR (Double Data Rate) LVDS. Several features exist to ease data capture such as — controls for output clock position and output buffer drive strength, LVDS current, and internal termination programmability.
Documents
Technical documentation and resources
