Zenode.ai Logo
Beta
144-FCBGA
Integrated Circuits (ICs)

ADC09SJ1300AAVQ1

Active
Texas Instruments

AUTOMOTIVE SINGLE-CHANNEL, 9-BIT, 1.3-GSPS ANALOG-TO-DIGITAL CONVERTER (ADC) WITH JESD204C INTERFACE

144-FCBGA
Integrated Circuits (ICs)

ADC09SJ1300AAVQ1

Active
Texas Instruments

AUTOMOTIVE SINGLE-CHANNEL, 9-BIT, 1.3-GSPS ANALOG-TO-DIGITAL CONVERTER (ADC) WITH JESD204C INTERFACE

Technical Specifications

Parameters and characteristics for this part

SpecificationADC09SJ1300AAVQ1
ArchitecturePipelined, SAR
ConfigurationADC
Data InterfaceSerial
FeaturesInternal Oscillator
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters4
Number of Bits9
Number of Inputs4
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Package / CaseFCBGA, 144-FBGA
Ratio - S/H:ADC1:1
Reference TypeSupply
Sampling Rate (Per Second)1.3 G
Supplier Device Package144-FCBGA (10x10)
Voltage - Supply, Analog [Max]2 V, 1.15 V
Voltage - Supply, Analog [Min]1.8 V, 1.05 V
Voltage - Supply, Digital [Max]1.15 V
Voltage - Supply, Digital [Min]1.05 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 168$ 47.87
Texas InstrumentsJEDEC TRAY (5+1) 1$ 45.35
100$ 43.99
250$ 36.62
1000$ 34.10

Description

General part information

ADC09SJ1300-Q1 Series

ADC09xJ1300-Q1 is a family of quad, dual and single channel, 9-bit, 1.3 GSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 9-bit resolution makes the ADC09xJ1300-Q1 ideally suited for light detection and ranging (LiDAR) systems. ADC09xJ1300-Q1 is qualified for automotive applications.

Full-power input bandwidth (-3dB) of 6GHz provides flat frequency response for frequency modulated continuous wave (FMCW) LiDAR systems and provides a narrow impulse response for pulse-based systems. The full-power input bandwidth also enables direct RF sampling of up to 4GHz.

A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.