Zenode.ai Logo
Beta
64-TQFP
Integrated Circuits (ICs)

ADS5232IPAG

Active
Texas Instruments

DUAL-CHANNEL, 12-BIT, 65-MSPS ANALOG-TO-DIGITAL CONVERTER (ADC)

64-TQFP
Integrated Circuits (ICs)

ADS5232IPAG

Active
Texas Instruments

DUAL-CHANNEL, 12-BIT, 65-MSPS ANALOG-TO-DIGITAL CONVERTER (ADC)

Technical Specifications

Parameters and characteristics for this part

SpecificationADS5232IPAG
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceParallel
FeaturesSimultaneous Sampling
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters2
Number of Bits12 bits
Number of Inputs2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case64-TQFP
Ratio - S/H:ADC1:1
Reference TypeExternal, Internal
Sampling Rate (Per Second)65 M
Supplier Device Package64-TQFP (10x10)
Voltage - Supply, Analog [Max]3.6 V
Voltage - Supply, Analog [Min]3 V
Voltage - Supply, Digital [Max]3.6 V
Voltage - Supply, Digital [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 160$ 31.61
Texas InstrumentsJEDEC TRAY (10+1) 1$ 33.02
100$ 29.36
250$ 24.13
1000$ 21.59

Description

General part information

ADS5232 Series

The ADS5232 is a dual, high-speed, high dynamic range, 12-bit pipelined analog-to-digital converter (ADC). This converter includes a high-bandwidth sample-and-hold amplifier that gives excellent spurious performance up to and beyond the Nyquist rate. The differential nature of the sample-and-hold amplifier and ADC circuitry minimizes even-order harmonics and gives excellent common-mode noise immunity.

The ADS5232 provides for setting the full-scale range of the converter without any external reference circuitry. The internal reference can be disabled, allowing low-drive, external references to be used for improved tracking in multichannel systems.

The ADS5232 provides an over-range indicator flag to indicate an input signal that exceeds the full-scale input range of the converter. This flag can be used to reduce the gain of front-end gain control circuitry. There is also an output enable pin to allow for multiplexing and testing on a PC board.