
DS320PR810NJXR
ActivePCIE® 5.0, 32-GBPS, 8-CHANNEL LINEAR REDRIVER
Deep-Dive with AI
Search across all available documentation for this part.

DS320PR810NJXR
ActivePCIE® 5.0, 32-GBPS, 8-CHANNEL LINEAR REDRIVER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | DS320PR810NJXR |
|---|---|
| Applications | PCIe |
| Capacitance - Input | 1.6 pF |
| Data Rate (Max) | 32 Gbps |
| Delay Time | 0.1 ns |
| Input | Differential |
| Mounting Type | Surface Mount |
| Number of Channels | 8 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | Differential |
| Package / Case | 64-WFQFN Exposed Pad |
| Signal Conditioning | Input Equalization |
| Supplier Device Package | 64-WQFN (5.5x10) |
| Type | ReDriver, Buffer |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 3000 | $ 7.76 | |
| Texas Instruments | LARGE T&R | 1 | $ 9.96 | |
| 100 | $ 8.70 | |||
| 250 | $ 6.71 | |||
| 1000 | $ 6.00 | |||
Description
General part information
DS320PR810 Series
The DS320PR 810 is a n eight channel low-power high-performance linear repeater or redriver designed to support PCIe 5.0, CXL 2.0, UPI 2.0, and other interfaces up to 32 Gbps.
The DS320PR 810 receivers deploy continuous time linear equalizers (CTLE) to provide a programmable high-frequency boost. The equalizer can open an input eye that is completely closed due to inter-symbol interference (ISI) induced by an interconnect medium, such as PCB traces. The CTLE receiver is followed by a linear output driver. The linear data-paths of DS320PR 810 preserve transmit preset signal characteristics. The linear redriver becomes part of the passive channel that as a whole get link trained for best transmit and receive equalization settings. This transparency in the link training protocol results in best electrical link and lowest possible latency. Low channel-channel cross-talk, low additive jitter and excellent return loss makes the device almost a passive element in the link, but with its useful equalization. The data-path of the device uses an internally regulated power rail that provides high immunity to any supply noise on the board.
The device also has low AC and DC gain variation providing consistent equalization in high volume platform deployment.
Documents
Technical documentation and resources