LMK5C33216ARGCT
ActiveTHREE DPLL, THREE APLL, TWO-INPUT AND 16-OUTPUT NETWORK SYNCHRONIZER WITH JESD204B/C AND BAW VCO
Deep-Dive with AI
Search across all available documentation for this part.
LMK5C33216ARGCT
ActiveTHREE DPLL, THREE APLL, TWO-INPUT AND 16-OUTPUT NETWORK SYNCHRONIZER WITH JESD204B/C AND BAW VCO
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | LMK5C33216ARGCT |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Divider/Multiplier | Yes/No |
| Frequency - Max [Max] | 3 GHz |
| Input | HCSL, LVDS, LVCMOS, LVPECL |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVPECL, CML, LVDS, HSDS, LVCMOS |
| Package / Case | 64-VFQFN Exposed Pad |
| PLL | True |
| Ratio - Input:Output [custom] | 16 |
| Ratio - Input:Output [custom] | 2 |
| Supplier Device Package | 64-VQFN (9x9) |
| Voltage - Supply [Max] | 3.465 V |
| Voltage - Supply [Min] | 3.135 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Bulk | 250 | $ 43.63 | |
| Texas Instruments | SMALL T&R | 1 | $ 48.96 | |
| 100 | $ 43.52 | |||
| 250 | $ 35.78 | |||
| 1000 | $ 32.00 | |||
Description
General part information
LMK5C33216A Series
The LMK5C33216A is a high-performance network synchronizer and jitter cleaner designed to meet the stringent requirements of wireless communications and infrastructure applications.
The device integrates three DPLLs and three APLLs to provide hitless switching and jitter attenuation with programmable loop bandwidth (LBW) and one external loop filter capacitor, maximizing flexibility and ease of use.
APLL3 features an ultra-high performance PLL with TI’s proprietary Bulk Acoustic Wave (BAW) technology. The BAW APLL can generate 491.52MHz output clocks with 40fs typical / 60fs maximum RMS jitter (12kHz to 20MHz) irrespective of the DPLL reference input frequency and jitter characteristics. APLL2 and APLL1 (conventional LC VCOs) provide options for a second or third frequency and/or synchronization domain.
Documents
Technical documentation and resources