Zenode.ai Logo
Beta
16-TSSOP
Integrated Circuits (ICs)

SN65LVDS105PWRG4

Unknown
Texas Instruments

LVDS REPEATER 400MBPS 0.454V 16-PIN TSSOP T/R

Deep-Dive with AI

Search across all available documentation for this part.

16-TSSOP
Integrated Circuits (ICs)

SN65LVDS105PWRG4

Unknown
Texas Instruments

LVDS REPEATER 400MBPS 0.454V 16-PIN TSSOP T/R

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN65LVDS105PWRG4
Capacitance - Input3 pF
Current - Supply23 mA
Data Rate (Max)400 Mbps
Delay Time2.2 ns
Mounting TypeSurface Mount
Number of Channels [custom]1:4
Number of Channels [custom]1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
OutputLVDS
Package / Case16-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
Supplier Device Package16-TSSOP
TypeMultiplexer, Buffer
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2000$ 2.52

Description

General part information

SN65LVDS105 Series

The SN65LVDS10x are a differential line receiver and a LVTTL input (respectively) connected to four differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644 is a data signaling technique that offers low-power, low-noise coupling, and switching speeds to transmit data at relatively long distances. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω. The transmission media may be printed-circuit board traces, backplanes, or cables. Having the drivers integrated into the same substrate, along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of the signals repeated from the input. This is particularly advantageous in distribution or expansion of signals such as clock or serial data stream.

The SN65LVDS10x are characterized for operation from –40°C to 85°C.

Documents

Technical documentation and resources

No documents available