Zenode.ai Logo
Beta
14-SOIC
Integrated Circuits (ICs)

SN65MLVD203D

Active
Texas Instruments

FULL-DUPLEX M-LVDS TRANSCEIVER

Deep-Dive with AI

Search across all available documentation for this part.

14-SOIC
Integrated Circuits (ICs)

SN65MLVD203D

Active
Texas Instruments

FULL-DUPLEX M-LVDS TRANSCEIVER

Technical Specifications

Parameters and characteristics for this part

SpecificationSN65MLVD203D
Data Rate200 Mbps
DuplexFull
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case14-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
ProtocolMultipoint, LVDS
Receiver Hysteresis25 mV
TypeTransceiver
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 3.96
10$ 3.55
50$ 3.36
100$ 2.91
250$ 2.76
500$ 2.48
1000$ 2.09
2500$ 1.99
5000$ 1.91
Texas InstrumentsTUBE 1$ 2.99
100$ 2.62
250$ 1.83
1000$ 1.48

Description

General part information

SN65MLVD203B Series

The SN65MLVD201, 203, 206, and 207 are multipoint-low-voltage differential (M-LVDS) line drivers and receivers, which are optimized to operate at signaling rates up to 200 Mbps. All parts comply with the multipoint low-voltage differential signaling (M-LVDS) standard TIA/EIA-899. These circuits are similar to their TIA/EIA-644 standard compliant LVDS counterparts, with added features to address multipoint applications. The driver output has been designed to support multipoint buses presenting loads as low as 30, and incorporates controlled transition times to allow for stubs off of the backbone transmission line.

These devices have Type-1 and Type-2 receivers that detect the bus state with as little as 50 mV of differential input voltage over a common-mode voltage range of –1 V to 3.4 V. The Type-1 receivers exhibit 25 mV of differential input voltage hysteresis to prevent output oscillations with slowly changing signals or loss of input. Type-2 receivers include an offset threshold to provide a known output state under open-circuit, idle-bus, and other faults conditions. The devices are characterized for operation from –40°C to 85°C.

The SN65MLVD201, 203, 206, and 207 are multipoint-low-voltage differential (M-LVDS) line drivers and receivers, which are optimized to operate at signaling rates up to 200 Mbps. All parts comply with the multipoint low-voltage differential signaling (M-LVDS) standard TIA/EIA-899. These circuits are similar to their TIA/EIA-644 standard compliant LVDS counterparts, with added features to address multipoint applications. The driver output has been designed to support multipoint buses presenting loads as low as 30, and incorporates controlled transition times to allow for stubs off of the backbone transmission line.