
Deep-Dive with AI
Search across all available documentation for this part.

Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | ADP3415LRM-REEL |
|---|---|
| Channel Type | Synchronous |
| Driven Configuration | Half-Bridge |
| Gate Type | N-Channel MOSFET |
| High Side Voltage - Max (Bootstrap) [Max] | 30 V |
| Input Type | Non-Inverting |
| Mounting Type | Surface Mount |
| Number of Drivers | 2 |
| Operating Temperature [Max] | 100 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 10-MSOP, 10-TFSOP |
| Package / Case [x] | 3 mm |
| Package / Case [x] | 0.118 in |
| Rise / Fall Time (Typ) [custom] | 20 ns |
| Rise / Fall Time (Typ) [custom] | 25 ns |
| Supplier Device Package | 10-MSOP |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Bulk | 189 | $ 1.59 | |
Description
General part information
ADP3415 Series
The ADP3415 is a dual MOSFET driver optimized for driving two N-channel FETs that are the two switches in the nonisolated synchronous buck power converter topology. Each driver size is optimized for performance in notebook PC regulators for CPUs in the 20 A range. The high-side driver can be bootstrapped atop the switched node of the buck converter as needed to drive the upper switch and is designed to accommodate the high voltage slew rate associated with high performance, high frequency switching. The ADP3415 features an overlapping protection circuit (OPC); undervoltage lockout (UVLO) that holds the switches off until the driver is assured of having sufficient voltage for proper operation; a programmable transition delay; and a synchronous drive disable pin. The quiescent current, when the device is disabled, is less than 100 µA.
Documents
Technical documentation and resources