Zenode.ai Logo
Beta
30-pin (YFF) package image
Integrated Circuits (ICs)

TPS657120YFFR

Active
Texas Instruments

RF FRONTEND POWER MANAGEMENT IC (PMIC)

Deep-Dive with AI

Search across all available documentation for this part.

30-pin (YFF) package image
Integrated Circuits (ICs)

TPS657120YFFR

Active
Texas Instruments

RF FRONTEND POWER MANAGEMENT IC (PMIC)

Technical Specifications

Parameters and characteristics for this part

SpecificationTPS657120YFFR
Current - Supply170 µA
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 C
Package / Case30-UFBGA, DSBGA
Supplier Device Package30-DSBGA

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 6.60
Digi-Reel® 1$ 6.60
N/A 0$ 3.32
86995$ 3.32
Tape & Reel (TR) 3000$ 3.31
Texas InstrumentsLARGE T&R 1$ 4.98
100$ 4.37
250$ 3.06
1000$ 2.47

Description

General part information

TPS657120 Series

The TPS657120 provides three configurable step-down converters with up to 2-A output current.This device also has 2 LDO regulators. LDO1 can be supplied from either the input voltage directly or from a pre-regulated supply such as DCDC1 or DCDC2. The input voltage to LDO2 is used as an analog supply input and therefore must be tied to the input voltage at the same voltage level with VINDCDC1/2 and VINDCDC3. The internal power-up and power-down controller is configurable and can support any power-up/power-down sequences (OTP based). All LDOs and DCDC converters are controllable by a MIPI RFFE compatible interface, by pins PWRON, CLK_REQ1 and CLK_REQ2, or both. In addition, there is a nRESET as well as a RFFE address select (ADR_SELECT) input which can alternatively be used as general purpose I/Os with a 1-mA sink capability. The TPS657120 comes in a 6-ball × 5-ball DSBGA package (2.5 mm × 2.3 mm) with a 0.4-mm pitch.

The TPS657120 provides three configurable step-down converters with up to 2-A output current.This device also has 2 LDO regulators. LDO1 can be supplied from either the input voltage directly or from a pre-regulated supply such as DCDC1 or DCDC2. The input voltage to LDO2 is used as an analog supply input and therefore must be tied to the input voltage at the same voltage level with VINDCDC1/2 and VINDCDC3. The internal power-up and power-down controller is configurable and can support any power-up/power-down sequences (OTP based). All LDOs and DCDC converters are controllable by a MIPI RFFE compatible interface, by pins PWRON, CLK_REQ1 and CLK_REQ2, or both. In addition, there is a nRESET as well as a RFFE address select (ADR_SELECT) input which can alternatively be used as general purpose I/Os with a 1-mA sink capability. The TPS657120 comes in a 6-ball × 5-ball DSBGA package (2.5 mm × 2.3 mm) with a 0.4-mm pitch.