Zenode.ai Logo
Beta
20-TSSOP
Integrated Circuits (ICs)

TLV5629IPW

Active
Texas Instruments

8-BIT 8-CH. 1/3 US DAC, SER. INPUT, PGRMABLE SETTLING TIME/POWER CONSUMP., LOW POWER, POWERDOWN

Deep-Dive with AI

Search across all available documentation for this part.

20-TSSOP
Integrated Circuits (ICs)

TLV5629IPW

Active
Texas Instruments

8-BIT 8-CH. 1/3 US DAC, SER. INPUT, PGRMABLE SETTLING TIME/POWER CONSUMP., LOW POWER, POWERDOWN

Technical Specifications

Parameters and characteristics for this part

SpecificationTLV5629IPW
ArchitectureString DAC
Data InterfaceSPI
Differential OutputFalse
INL/DNL (LSB)0.1 LSB, 0.3 LSB
Mounting TypeSurface Mount
Number of Bits8
Number of D/A Converters8
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeVoltage - Buffered
Package / Case20-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
Reference TypeExternal
Settling Time7 µs
Supplier Device Package20-TSSOP
Voltage - Supply, Analog5 V
Voltage - Supply, Analog [Max]3.3 V
Voltage - Supply, Analog [Min]2.7 V
Voltage - Supply, Digital5 V
Voltage - Supply, Digital [Max]3.3 V
Voltage - Supply, Digital [Min]2.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 140$ 8.33
Texas InstrumentsTUBE 1$ 9.31
100$ 7.59
250$ 5.96
1000$ 5.06

Description

General part information

TLV5629 Series

The TLV5610, TLV5608, and TLV5629 are pin-compatible, eight-channel, 12-/10-/8-bit voltage output DACs each with a flexible serial interface. The serial interface allows glueless interface to TMS320 and SPI, QSPI, and Microwire serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

Additional features are a power-down mode, an LDAC input for simultaneous update of all eight DAC outputs, and a data output which can be used to cascade multiple devices.

The resistor string output voltage is buffered by a rail-to-rail output amplifier with a programmable settling time to allow the designer to optimize speed vs power dissipation. The buffered, high-impedance reference input can be connected to the supply voltage.