DS99R421QSQ/NOPB
Active5-43 MHZ FPD-LINK LVDS (3 DATA + 1 CLK) TO FPD-LINK II LVDS (EMBEDDED CLK DC-BALANCED) CONV
Deep-Dive with AI
Search across all available documentation for this part.
DS99R421QSQ/NOPB
Active5-43 MHZ FPD-LINK LVDS (3 DATA + 1 CLK) TO FPD-LINK II LVDS (EMBEDDED CLK DC-BALANCED) CONV
Technical Specifications
Parameters and characteristics for this part
| Specification | DS99R421QSQ/NOPB |
|---|---|
| Data Rate | 1.03 Gbps |
| Function | Serializer |
| Grade | Automotive |
| Mounting Type | Surface Mount |
| Number of Inputs | 4 |
| Number of Outputs | 1 |
| Operating Temperature [Max] | 105 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | FPD-Link II, LVDS |
| Package / Case | 36-WFQFN Exposed Pad |
| Qualification | AEC-Q100 |
| Supplier Device Package | 36-WQFN (6x6) |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 12.13 | |
| Digi-Reel® | 1 | $ 12.13 | ||
| Tape & Reel (TR) | 250 | $ 8.95 | ||
| 500 | $ 8.38 | |||
| 1250 | $ 7.68 | |||
| Texas Instruments | SMALL T&R | 1 | $ 13.96 | |
| 100 | $ 11.38 | |||
| 250 | $ 8.94 | |||
| 1000 | $ 7.58 | |||
Description
General part information
DS99R421-Q1 Series
The DS99R421 converts a FPD-Link input with 4 non-DC Balanced LVDS (3 LVDS Data + LVDS Clock) plus 3 over-sampled low speed control bits into a single LVDS DC-balanced serial stream with embedded clock information. This single serial stream simplifies transferring the 24-bit bus over a single differential pair of PCB traces and cable by eliminating the skew problems between the 3 parallel LVDS data inputs and LVDS clock paths. It saves system cost by narrowing 4 LVDS pairs to 1 LVDS pair that in turn reduce PCB layers, cable width, connector size, and pins.
The DS99R421 incorporates a single serialized LVDS signal on the high-speed I/O. Embedded clock LVDS provides a low power and low noise environment for reliably transferring data over a serial transmission path. By optimizing the converter output edge rate for the operating frequency range EMI is further reduced.
In addition the device features pre-emphasis to boost signals over longer distances using lossy cables. Internal DC balanced encoding is used to support AC-Coupled interconnects.
Documents
Technical documentation and resources