Zenode.ai Logo
Beta
Product dimension image
Discrete Semiconductor Products

BSS138BKT116

Active
Rohm Semiconductor

MOSFET, N-CH, 60V, 0.4A, SOT-23 ROHS COMPLIANT: YES

Deep-Dive with AI

Search across all available documentation for this part.

Product dimension image
Discrete Semiconductor Products

BSS138BKT116

Active
Rohm Semiconductor

MOSFET, N-CH, 60V, 0.4A, SOT-23 ROHS COMPLIANT: YES

Technical Specifications

Parameters and characteristics for this part

SpecificationBSS138BKT116
Current - Continuous Drain (Id) @ 25°C400 mA
Drain to Source Voltage (Vdss)60 V
Drive Voltage (Max Rds On, Min Rds On)10 V, 2.5 V
FET TypeN-Channel
Input Capacitance (Ciss) (Max) @ Vds47 pF
Mounting TypeSurface Mount
Operating Temperature150 °C
Package / CaseSOT-23-3, TO-236-3, SC-59
Power Dissipation (Max)200 mW
Rds On (Max) @ Id, Vgs680 mOhm
Supplier Device PackageSOT-23
TechnologyMOSFET (Metal Oxide)
Vgs (Max)20 V
Vgs(th) (Max) @ Id2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.40
10$ 0.28
100$ 0.14
500$ 0.13
1000$ 0.10
Digi-Reel® 1$ 0.40
10$ 0.28
100$ 0.14
500$ 0.13
1000$ 0.10
N/A 11034$ 0.38
Tape & Reel (TR) 3000$ 0.09
6000$ 0.09
9000$ 0.08
30000$ 0.08
75000$ 0.06
150000$ 0.06
NewarkEach (Supplied on Full Reel) 3000$ 0.09
6000$ 0.09
12000$ 0.09
18000$ 0.08
30000$ 0.07

Description

General part information

BSS138BK Series

Single Nch 60V 400mA MOSFET and ESD protection diode are included in the industry’s favorite SOT-23 package. Ideal for switching circuit and low-side load switch, relay driver applications.

Documents

Technical documentation and resources

MOSFET Gate Resistor Setting for Motor Driving

Technical Article

Anti-Whisker formation - Transistors

Package Information

How to Use LTspice® Models

Schematic Design & Verification

What is a Thermal Model? (Transistor)

Thermal Design

PCB Layout Thermal Design Guide

Thermal Design

Impedance Characteristics of Bypass Capacitor

Schematic Design & Verification

Package Dimensions

Package Information

Importance of Probe Calibration When Measuring Power: Deskew

Schematic Design & Verification

Part Explanation

Application Note

About Flammability of Materials

Environmental Data

MOSFET Gate Drive Current Setting for Motor Driving

Technical Article

Notes for Calculating Power Consumption:Static Operation

Thermal Design

BSS138BK Data Sheet

Data Sheet

About Export Regulations

Export Information

Types and Features of Transistors

Application Note

Certificate of not containing SVHC under REACH Regulation

Environmental Data

Method for Calculating Junction Temperature from Transient Thermal Resistance Data

Thermal Design

Precautions When Measuring the Rear of the Package with a Thermocouple

Thermal Design

How to Use LTspice® Models: Tips for Improving Convergence

Schematic Design & Verification

List of Transistor Package Thermal Resistance

Thermal Design

Compliance of the RoHS directive

Environmental Data

Notes for Temperature Measurement Using Thermocouples

Thermal Design

Condition of Soldering / Land Pattern Reference

Package Information

How to Create Symbols for PSpice Models

Models

What Is Thermal Design

Thermal Design

Two-Resistor Model for Thermal Simulation

Thermal Design

Calculation of Power Dissipation in Switching Circuit

Schematic Design & Verification

Overview of ROHM's Simulation Models(for ICs and Discrete Semiconductors)

Technical Article

Taping Information

Package Information

Reliability Test Result

Manufacturing Data

Notes for Temperature Measurement Using Forward Voltage of PN Junction

Thermal Design

Moisture Sensitivity Level - Transistors

Package Information

Method for Monitoring Switching Waveform

Schematic Design & Verification

Measurement Method and Usage of Thermal Resistance RthJC

Thermal Design

Basics of Thermal Resistance and Heat Dissipation

Thermal Design

Explanation for Marking

Package Information

Temperature derating method for Safe Operating Area (SOA)

Schematic Design & Verification