
LMK04368MPAPTEP
ActiveENHANCED PRODUCT ULTRA-LOW-NOISE 3.2-GHZ JESD204C JITTER CLEANER
Deep-Dive with AI
Search across all available documentation for this part.

LMK04368MPAPTEP
ActiveENHANCED PRODUCT ULTRA-LOW-NOISE 3.2-GHZ JESD204C JITTER CLEANER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | LMK04368MPAPTEP |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Divider/Multiplier | Yes/No |
| Frequency - Max [Max] | 3.255 GHz |
| Input | HCSL, LVDS, LVCMOS, LVPECL |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Output | CML, HSDS, LVPECL, LVCMOS, LCPECL, LVDS |
| Package / Case | 64-TQFP Exposed Pad |
| PLL | True |
| Ratio - Input:Output [custom] | 4:15 |
| Supplier Device Package | 64-HTQFP (10x10) |
| Type | Clock Conditioner |
| Voltage - Supply [Max] | 3.465 V |
| Voltage - Supply [Min] | 3.135 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 250 | $ 627.50 | |
| Texas Instruments | LARGE T&R | 1 | $ 582.32 | |
| 100 | $ 527.10 | |||
| 250 | $ 512.04 | |||
| 1000 | $ 502.00 | |||
Description
General part information
LMK04368-EP Series
The LMK04368-EP is a high performance clock conditioner with JEDEC JESD204B/C support for space applications.
The 14 clock outputs from PLL2 can be configured to drive seven JESD204B/C converters or other logic devices using device and SYSREF clocks. SYSREF can be provided using both DC and AC coupling. Not limited to JESD204B/C applications, each of the 14 outputs can be individually configured as high-performance outputs for traditional clocking systems.
This device can be configured for operation in dual PLL, single PLL, or clock distribution modes with or without SYSREF generation or reclocking. PLL2 may operate with either internal or external VCO.
Documents
Technical documentation and resources