Zenode.ai Logo
Beta
Log InSign Up
144-LQFP
Integrated Circuits (ICs)

PCI2040PGE

Active
Texas Instruments

PCI TO DSP BRIDGE CONTROLLER, COMPLIANT TO COMPACTPCI HOT SWAP SPECIFICATION 1.0

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheetInterfacing the PCI2040 to the TMS320VC5420 DSP+1
144-LQFP
Integrated Circuits (ICs)

PCI2040PGE

Active
Texas Instruments

PCI TO DSP BRIDGE CONTROLLER, COMPLIANT TO COMPACTPCI HOT SWAP SPECIFICATION 1.0

Deep-Dive with AI

DocumentsDatasheetInterfacing the PCI2040 to the TMS320VC5420 DSP+1

Technical Specifications

Parameters and characteristics for this part

SpecificationPCI2040PGE
FunctionController
InterfacePCI
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Package / Case144-LQFP
Supplier Device Package144-LQFP (20x20)
Voltage - Supply5 V, 3.3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 1$ 32.62
10$ 30.09
60$ 28.73
120$ 25.69
240$ 24.51
Texas InstrumentsJEDEC TRAY (10+1) 1$ 27.78
100$ 24.27
250$ 18.71
1000$ 16.73

Description

General part information

PCI2040 Series

The TI PCI2040 is a PCI-DSP bridge that provides a glueless connection between the 8-bit host port interface (HPI) port on the TMS320C54X or the 16-bit HPI port on TMS320C6X to the high performance PCI bus. It provides a PCI bus target interface compliant with thePCI Local Bus Specification.

The PCI2040 provides several external interfaces: the PCI bus interface with compact PCI support, the HPI port interface with support for up to four DSPs, a serial ROM interface, a general-purpose input/output interface (GPIOs), and a 16-bit general-purpose bus to provide a glueless interface to TI JTAG test bus controller (TBC). The PCI2040 universal target-only PCI interface is compatible with 3.3-V to 5-V signaling environments.

The PCI2040 interfaces with DSPs via a data bus (HPI port). The PCI2040 also provides a serial ROM interface for preloading several registers including the subsystem ID and subsystem vendor ID.