
ADC09DJ800AAV
Active2-CHANNEL DUAL ADC FOLDING/INTERPOLATING 800MSPS 9-BIT JESD204B/JESD204C 144-PIN FCBGA TRAY
Deep-Dive with AI
Search across all available documentation for this part.

ADC09DJ800AAV
Active2-CHANNEL DUAL ADC FOLDING/INTERPOLATING 800MSPS 9-BIT JESD204B/JESD204C 144-PIN FCBGA TRAY
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | ADC09DJ800AAV |
|---|---|
| Architecture | Pipelined, SAR |
| Configuration | ADC |
| Data Interface | JESD204C, Serial |
| Input Type | Differential |
| Mounting Type | Surface Mount |
| Number of A/D Converters | 2 |
| Number of Bits | 9 |
| Number of Inputs | 2 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | FCBGA, 144-FBGA |
| Sampling Rate (Per Second) | 800 M |
| Supplier Device Package | 144-FCBGA (10x10) |
| Voltage - Supply, Analog [Max] | 2 V, 1.15 V |
| Voltage - Supply, Analog [Min] | 1.8 V, 1.05 V |
| Voltage - Supply, Digital [Max] | 1.15 V |
| Voltage - Supply, Digital [Min] | 1.05 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 168 | $ 33.68 | |
| Texas Instruments | JEDEC TRAY (5+1) | 1 | $ 35.19 | |
| 100 | $ 31.28 | |||
| 250 | $ 25.71 | |||
| 1000 | $ 23.00 | |||
Description
General part information
ADC09DJ800 Series
ADC09xJ800 is a family of quad, dual and single channel, 9-bit, 800 MSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 12-bit resolution makes the ADC09xJ800 ideally suited for a variety of multichannel communications and test systems.
Full-power input bandwidth (-3dB) of 6GHz enables direct RF sampling of L-band and S-band.
A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.
Documents
Technical documentation and resources