Zenode.ai Logo
Beta
60-WQFN
Integrated Circuits (ICs)

ADC12DC105CISQ/NOPB

Active
Texas Instruments

DUAL-CHANNEL, 12-BIT, 105-MSPS, 1.0-GHZ INPUT BANDWIDTH ANALOG-TO-DIGITAL CONVERTER (ADC)

60-WQFN
Integrated Circuits (ICs)

ADC12DC105CISQ/NOPB

Active
Texas Instruments

DUAL-CHANNEL, 12-BIT, 105-MSPS, 1.0-GHZ INPUT BANDWIDTH ANALOG-TO-DIGITAL CONVERTER (ADC)

Technical Specifications

Parameters and characteristics for this part

SpecificationADC12DC105CISQ/NOPB
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceParallel
FeaturesSimultaneous Sampling
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters2
Number of Bits12 bits
Number of Inputs2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case60-WFQFN Exposed Pad
Ratio - S/H:ADC1:1
Reference TypeExternal, Internal
Sampling Rate (Per Second)105 M
Supplier Device Package60-WQFN (9x9)
Voltage - Supply, Analog [Max]3.6 V
Voltage - Supply, Analog [Min]2.7 V
Voltage - Supply, Digital [Max]3.6 V
Voltage - Supply, Digital [Min]2.4 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 55.32
Digi-Reel® 1$ 55.32
Tape & Reel (TR) 2000$ 41.50
Texas InstrumentsLARGE T&R 1$ 50.79
100$ 45.15
250$ 37.12
1000$ 33.20

Description

General part information

ADC12DC105 Series

The ADC12DC105 is a high-performance CMOS analog-to-digital converter capable of converting two analog input signals into 12-bit digital words at rates up to 105 Mega Samples Per Second (MSPS). These converters use a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1 GHz. The ADC12DC080/105 may be operated from a single +3.0V or +3.3V power supply. A power-down feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs provide a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC12DC105 can be operated with an external 1.2V reference. Output data format (offset binary versus 2's complement) and duty cycle stabilizer are pin-selectable. The duty cycle stabilizer maintains performance over a wide range of clock duty cycles.

The ADC12DC105 is available in a 60-lead WQFN package and operates over the industrial temperature range of −40°C to +85°C.

The ADC12DC105 is a high-performance CMOS analog-to-digital converter capable of converting two analog input signals into 12-bit digital words at rates up to 105 Mega Samples Per Second (MSPS). These converters use a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1 GHz. The ADC12DC080/105 may be operated from a single +3.0V or +3.3V power supply. A power-down feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs provide a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC12DC105 can be operated with an external 1.2V reference. Output data format (offset binary versus 2's complement) and duty cycle stabilizer are pin-selectable. The duty cycle stabilizer maintains performance over a wide range of clock duty cycles.