Zenode.ai Logo
Beta
SSOP (DL)
Integrated Circuits (ICs)

SN74LVTH16374DL

Active
Texas Instruments

FLIP FLOP D-TYPE BUS INTERFACE POS-EDGE 3-ST 2-ELEMENT 48-PIN SSOP TUBE

Deep-Dive with AI

Search across all available documentation for this part.

SSOP (DL)
Integrated Circuits (ICs)

SN74LVTH16374DL

Active
Texas Instruments

FLIP FLOP D-TYPE BUS INTERFACE POS-EDGE 3-ST 2-ELEMENT 48-PIN SSOP TUBE

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVTH16374DL
Clock Frequency160 MHz
Current - Output High, Low [custom]64 mA
Current - Output High, Low [custom]32 mA
Current - Quiescent (Iq)190 çA
FunctionStandard
Input Capacitance3 pF
Max Propagation Delay @ V, Max CL4.5 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / Case48-BSSOP
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package48-SSOP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]2.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
ArrowN/A 25$ 1.14
100$ 1.01
250$ 0.94
DigikeyTube 1$ 1.30
10$ 1.17
25$ 1.11
100$ 0.94
250$ 0.88
500$ 0.78
Texas InstrumentsTUBE 1$ 1.78
100$ 1.37
250$ 1.01
1000$ 0.72

Description

General part information

SN74LVTH16374 Series

The 'LVTH16374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage (3.3-V) VCCoperation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.