Zenode.ai Logo
Beta
64-pin (DGG) package image
Integrated Circuits (ICs)

SN74LVTH18512DGGR

Active
Texas Instruments

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

Deep-Dive with AI

Search across all available documentation for this part.

64-pin (DGG) package image
Integrated Circuits (ICs)

SN74LVTH18512DGGR

Active
Texas Instruments

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVTH18512DGGR
Current - Output High, Low [custom]64 mA
Current - Output High, Low [custom]32 mA
Logic TypeScan Test Universal Bus Transceiver
Mounting TypeSurface Mount
Number of Circuits18 Bit
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case6.1 mm
Package / Case64-TFSOP
Package / Case [x]0.24 in
Supplier Device Package64-TSSOP
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]2.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 8.21
10$ 7.42
25$ 7.07
100$ 6.14
250$ 5.87
500$ 5.35
1000$ 4.66
Digi-Reel® 1$ 8.21
10$ 7.42
25$ 7.07
100$ 6.14
250$ 5.87
500$ 5.35
1000$ 4.66
Tape & Reel (TR) 2000$ 4.49
Texas InstrumentsLARGE T&R 1$ 6.29
100$ 5.12
250$ 4.03
1000$ 3.42

Description

General part information

SN74LVTH18512 Series

The 'LVTH18512 and 'LVTH182512 scan test devices with 18-bit universal bus transceivers are members of the Texas Instruments SCOPETMtestability integrated-circuit family. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) VCCoperation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 18-bit universal bus transceivers that combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPETMuniversal bus transceivers.