
LMK61E2-100M00SIAR
Active100-MHZ, ±50 PPM, LVPECL ULTRA-LOW JITTER STANDARD DIFFERENTIAL OSCILLATOR
Deep-Dive with AI
Search across all available documentation for this part.

LMK61E2-100M00SIAR
Active100-MHZ, ±50 PPM, LVPECL ULTRA-LOW JITTER STANDARD DIFFERENTIAL OSCILLATOR
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | LMK61E2-100M00SIAR |
|---|---|
| Base Resonator | Silicon |
| Current - Supply (Disable) (Max) [Max] | 136 mA |
| Current - Supply (Max) [Max] | 208 mA |
| Frequency | 100 MHz |
| Frequency Stability | 50 ppm |
| Function | Enable/Disable |
| Height - Seated (Max) [Max] [z] | 1.15 mm |
| Height - Seated (Max) [Max] [z] | 0.045 in |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVPECL |
| Package / Case | 6-SMD Module |
| Size / Dimension [x] | 7 mm |
| Size / Dimension [x] | 0.276 " |
| Size / Dimension [y] | 5 mm |
| Size / Dimension [y] | 0.197 " |
| Type | XO (Standard) |
| Voltage - Supply | 3.3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 2500 | $ 5.01 | |
| Texas Instruments | LARGE T&R | 1 | $ 7.30 | |
| 100 | $ 5.95 | |||
| 250 | $ 4.68 | |||
| 1000 | $ 3.97 | |||
Description
General part information
LMK61E2-100M Series
The LMK61XX is an ultra-low jitter oscillator that generates a commonly used reference clock. The device is pre-programmed in factory to support any reference clock frequency; supported output formats are LVPECL up to 1 GHz, LVDS up to 900 MHz, and HCSL up to 400 MHz. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single 3.3 V ± 5% supply.
The LMK61XX is an ultra-low jitter oscillator that generates a commonly used reference clock. The device is pre-programmed in factory to support any reference clock frequency; supported output formats are LVPECL up to 1 GHz, LVDS up to 900 MHz, and HCSL up to 400 MHz. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single 3.3 V ± 5% supply.
Documents
Technical documentation and resources