Zenode.ai Logo
Beta
16-DIP
Integrated Circuits (ICs)

MAX9693EPE+

Active
Analog Devices Inc./Maxim Integrated

SINGLE/DUAL, ULTRA-FAST, ECL-OUTPUT COMPARATORS WITH LATCH ENABLE

Deep-Dive with AI

Search across all available documentation for this part.

16-DIP
Integrated Circuits (ICs)

MAX9693EPE+

Active
Analog Devices Inc./Maxim Integrated

SINGLE/DUAL, ULTRA-FAST, ECL-OUTPUT COMPARATORS WITH LATCH ENABLE

Technical Specifications

Parameters and characteristics for this part

SpecificationMAX9693EPE+
CMRR, PSRR (Typ)60 dB, 80 dB
Current - Input Bias (Max)20 µA
Current - Output (Typ)50 mA
Current - Quiescent (Max) [Max]46 mA
Mounting TypeThrough Hole
Number of Elements2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 C
Output TypeComplementary, ECL
Package / Case16-DIP
Package / Case [x]0.3 in
Package / Case [x]7.62 mm
Propagation Delay (Max) [Max]1.8 ns
Supplier Device Package16-PDIP
Typewith Latch
Voltage - Input Offset (Max) [Max]6.5 mV

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyN/A 33$ 13.67
7125$ 13.67
Tube 1$ 15.83
10$ 11.33
25$ 10.17
100$ 8.88
250$ 8.26
500$ 7.88
1000$ 7.78

Description

General part information

MAX9693 Series

The MAX9691/MAX9692/MAX9693 are ultra-fast ECL comparators capable of very short propagation delays. Their design maintains the excellent DC matching characteristics normally found only in slower comparators.The MAX9691/MAX9692/MAX9693 have differential inputs and complementary outputs that are fully compatible with ECL-logic levels. Output current levels are capable of driving 50Ω terminated transmission lines. The ultra-fast operation makes signal processing possible at frequencies in excess of 600MHz.The MAX9692/MAX9693 feature a latch-enable (LE) function that allows the comparator to be used in a sample-hold mode. When LE is ECL high, the comparator functions normally. When LE is driven ECL low, the outputs are forced to an unambiguous ECL-logic state, dependent on the input conditions at the time of the latch input transition. If the latch-enable function is not used on either of the two comparators, the appropriate LE input must be connected to ground; the companion active-low LE input must be connected to a high ECL logic level.These devices are available in SO, QSOP, and tiny µMAX® packages for added space savings.ApplicationsHigh-Speed Line ReceiversHigh-Speed TriggeringPeak DetectorsThreshold Detectors