SN74LVTH646DGVR
ObsoleteBUS XCVR SINGLE 8-CH 3-ST 24-PIN TVSOP T/R
Deep-Dive with AI
Search across all available documentation for this part.
SN74LVTH646DGVR
ObsoleteBUS XCVR SINGLE 8-CH 3-ST 24-PIN TVSOP T/R
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LVTH646DGVR |
|---|---|
| Current - Output High, Low [custom] | 64 mA |
| Current - Output High, Low [custom] | 32 mA |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | 3-State |
| Package / Case | 24-TFSOP |
| Package / Case [y] | 4.4 mm |
| Package / Case [y] | 0.173 in |
| Supplier Device Package | 24-TVSOP |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 2.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
Description
General part information
SN74LVTH646 Series
These bus transceivers and registers are designed specifically for low-voltage (3.3-V) VCCoperation, but with the capability to provide a TTL interface to a 5-V system environment.
The ’LVTH646 devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the ’LVTH646.
Output-enable (OE\) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.
Documents
Technical documentation and resources
No documents available
