Zenode.ai Logo
Beta
M38510/65705BSA
Integrated Circuits (ICs)

SNJ54S373FK

Active
Texas Instruments

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

M38510/65705BSA
Integrated Circuits (ICs)

SNJ54S373FK

Active
Texas Instruments

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSNJ54S373FK
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low6.5 mA, 20 mA
Delay Time - Propagation20 ns
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeTri-State, Non-Inverted
Package / Case20-CLCC
Supplier Device Package20-LCCC (8.89x8.89)
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
Texas InstrumentsTUBE 1$ 40.87
100$ 36.33
250$ 29.86
1000$ 26.71

Description

General part information

SN54S373 Series

These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the ’LS373 and ’S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.

The eight flip-flops of the ’LS374 and ’S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the D inputs.