Zenode.ai Logo
Beta
48-VQFN-Exposed-Pad-RGZ
Integrated Circuits (ICs)

ADS58B19IRGZR

Active
Texas Instruments

9-BIT, 250-MSPS ANALOG-TO-DIGITAL CONVERTER (ADC)

48-VQFN-Exposed-Pad-RGZ
Integrated Circuits (ICs)

ADS58B19IRGZR

Active
Texas Instruments

9-BIT, 250-MSPS ANALOG-TO-DIGITAL CONVERTER (ADC)

Technical Specifications

Parameters and characteristics for this part

SpecificationADS58B19IRGZR
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceLVDS - Parallel, Parallel
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters1
Number of Bits9
Number of Inputs1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case48-VFQFN Exposed Pad
Ratio - S/H:ADC1:1
Reference TypeInternal
Sampling Rate (Per Second)250 M
Supplier Device Package48-VQFN (7x7)
Voltage - Supply, Analog [Max]1.9 V
Voltage - Supply, Analog [Min]1.7 V
Voltage - Supply, Digital [Max]1.9 V
Voltage - Supply, Digital [Min]1.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2500$ 17.99
Texas InstrumentsLARGE T&R 1$ 23.46
100$ 20.49
250$ 15.80
1000$ 14.13

Description

General part information

ADS58B19 Series

The ADS58B18/B19 are members of the ultralow power ADS4xxx analog-to-digital converter (ADC) family that features integrated analog buffers and SNRBoost technology. The ADS58B18 and ADS58B19 are 11-bit and 9-bit ADCs with sampling rates up to 200MSPS and 250MSPS, respectively. Innovative design techniques are used to achieve high dynamic performance while consuming extremely low power. The analog input pins have buffers with constant performance and input impedance across a wide frequency range. This architecture makes these parts well-suited for multi-carrier, wide bandwidth communications applications such as PA linearization.

The ADS58B18 uses TI-proprietary SNRBoost technology that can be used to overcome SNR limitation as a result of quantization noise for bandwidths less than Nyquist (fS/2).

Both devices have gain options that can be used to improve SFDR performance at lower full-scale input ranges, especially at very high input frequencies. They also include a dc offset correction loop that can be used to cancel the ADC offset. At lower sampling rates, the ADC automatically operates at scaled-down power with no loss in performance.