Zenode.ai Logo
Beta
16-TSSOP
Integrated Circuits (ICs)

854S204BGILF

Obsolete
Renesas Electronics Corporation

LOW SKEW,DUAL,PROGRAMMABLE 1-TO-2 DIFFERENTIAL-TO-LVDS,LVPECL FANOUT BUFFER

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
16-TSSOP
Integrated Circuits (ICs)

854S204BGILF

Obsolete
Renesas Electronics Corporation

LOW SKEW,DUAL,PROGRAMMABLE 1-TO-2 DIFFERENTIAL-TO-LVDS,LVPECL FANOUT BUFFER

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

Specification854S204BGILF
Differential - Input:Output [custom]True
Differential - Input:Output [custom]True
Frequency - Max [Max]3 GHz
InputLVPECL, LVDS, CML, SSTL
Mounting TypeSurface Mount
Number of Circuits2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
OutputLVPECL, LVDS
Package / Case16-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
Ratio - Input:Output [custom]1:2
Supplier Device Package16-TSSOP
TypeFanout Buffer (Distribution)
Voltage - Supply [Max]3.465 V
Voltage - Supply [Min]2.375 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 150$ 3.61

Description

General part information

854S204I Series

The 854S204I is a low skew, high performance dual, programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer. The PCLKx, nPCLKx pairs can accept most standard differential input levels. With the selection of SEL_OUT signal, outputs can be selected be to either LVDS or LVPECL levels. The 854S204I is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and bank skew characteristics make the 854S204I ideal for those clock distribution applications demanding well defined performance and repeatability. The 854S204I is a low skew, high performance dual, programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer. The PCLKx, nPCLKx pairs can accept most standard differential input levels. With the selection of SEL_OUT signal, outputs can be selected be to either LVDS or LVPECL levels. The 854S204I is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and bank skew characteristics make the 854S204I ideal for those clock distribution applications demanding well defined performance and repeatability.

Documents

Technical documentation and resources