Zenode.ai Logo
Beta
PDIP (N)
Integrated Circuits (ICs)

NA556N

Active
Texas Instruments

PDIP-14 TIMERS / COUNTERS ROHS

Deep-Dive with AI

Search across all available documentation for this part.

PDIP (N)
Integrated Circuits (ICs)

NA556N

Active
Texas Instruments

PDIP-14 TIMERS / COUNTERS ROHS

Technical Specifications

Parameters and characteristics for this part

SpecificationNA556N
Current - Supply20 mA
Mounting TypeThrough Hole
Operating Temperature [Max]105 ░C
Operating Temperature [Min]-40 °C
Package / Case14-DIP
Package / Case [x]0.3 "
Package / Case [y]7.62 mm
Type555 Type, Timer/Oscillator (Dual)
Voltage - Supply [Max]16 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 0.72
10$ 0.64
25$ 0.60
100$ 0.49
250$ 0.45
500$ 0.39
1000$ 0.31
2500$ 0.28
5000$ 0.26
LCSCPiece 1$ 0.28
200$ 0.11
500$ 0.10
1000$ 0.10
Texas InstrumentsTUBE 1$ 0.62
100$ 0.42
250$ 0.33
1000$ 0.22

Description

General part information

NA556 Series

The Nx556 and Sx556 devices provide two independent timing circuits of the NA555, NE555, SA555, or SE555 type in each package. These circuits operate in an astable or monostable mode with external resistor-capacitor (RC) timing control. The basic timing provided by the RC time constant is controlled actively by modulating the bias of the control-voltage input.

Each timer has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage pin (CONT). When the trigger input (TRIG) is less than the trigger level, the flip-flop is set and the output goes high. If TRIG is greater than the trigger level and the threshold input (THRES) is greater than the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) overrides all other inputs and is used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge pin (DISCH) and the ground pin (GND). Tie all unused inputs to an appropriate logic level to prevent false triggering.

The Nx556 and Sx556 devices provide two independent timing circuits of the NA555, NE555, SA555, or SE555 type in each package. These circuits operate in an astable or monostable mode with external resistor-capacitor (RC) timing control. The basic timing provided by the RC time constant is controlled actively by modulating the bias of the control-voltage input.

Documents

Technical documentation and resources