Specification	SN74AHCT32BQAR

Current - Output High, Low [custom]	8 mA
Current - Output High, Low [custom]	8 mA
Input Logic Level - Low	0.8 V
Logic Type	OR Gate
Max Propagation Delay @ V, Max CL	7.9 ns
Mounting Type	Surface Mount
Number of Circuits	4
Number of Inputs	2
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-40 °C
Package / Case	14-WFQFN Exposed Pad
Supplier Device Package	14-WQFN (3x2.5)
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	4.5 V

SN74AHCT32-Q1 Series

Automotive, 4-ch, 2-input 4.5-V to 5.5-V high-speed (7.1 ns) OR gate with TTL-compatible inputs

Part	Logic Type	Operating Temperature [Max]	Operating Temperature [Min]	Supplier Device Package	Input Logic Level - Low	Voltage - Supply [Min]	Voltage - Supply [Max]	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Number of Inputs	Mounting Type	Max Propagation Delay @ V, Max CL	Number of Circuits	Package / Case	Package / Case [custom]	Package / Case [custom]	Package / Case	Package / Case	Package / Case [x]	Grade	Package / Case [y]	Qualification
Texas Instruments SN74AHCT32RGYR	OR Gate	85 °C	-40 °C	14-VQFN (3.5x3.5)	0.8 V	4.5 V	5.5 V	8 mA	8 mA	2	Surface Mount	7.9 ns	4	14-VFQFN Exposed Pad
Texas Instruments SN74AHCT32PWR	OR Gate	85 °C	-40 °C	14-TSSOP	0.8 V	4.5 V	5.5 V	8 mA	8 mA	2	Surface Mount	7.9 ns	4	14-TSSOP	0.173 "	4.4 mm
Texas Instruments SN74AHCT32DBR	OR Gate	85 °C	-40 °C	14-SSOP	0.8 V	4.5 V	5.5 V	8 mA	8 mA	2	Surface Mount	7.9 ns	4	14-SSOP			5.3 mm	0.209 "
Texas Instruments SN74AHCT32DGVR	OR Gate	85 °C	-40 °C		0.8 V	4.5 V	5.5 V	8 mA	8 mA	2	Surface Mount	7.9 ns	4	14-TFSOP					0.173 in 4.4 mm
Texas Instruments SN74AHCT32PWG4	OR Gate	85 °C	-40 °C	14-TSSOP	0.8 V	4.5 V	5.5 V	8 mA	8 mA	2	Surface Mount	7.9 ns	4	14-TSSOP	0.173 "	4.4 mm
Texas Instruments SN74AHCT32QDRG4Q1	OR Gate	125 °C	-40 °C		0.8 V	4.5 V	5.5 V	8 mA	8 mA	2	Surface Mount	7.9 ns	4	14-SOIC					0.154 in	Automotive	3.9 mm	AEC-Q100
Texas Instruments SN74AHCT32BQAR	OR Gate	125 °C	-40 °C	14-WQFN (3x2.5)	0.8 V	4.5 V	5.5 V	8 mA	8 mA	2	Surface Mount	7.9 ns	4	14-WFQFN Exposed Pad
Texas Instruments SN74AHCT32PWRG4	OR Gate	85 °C	-40 °C	14-TSSOP	0.8 V	4.5 V	5.5 V	8 mA	8 mA	2	Surface Mount	7.9 ns	4	14-TSSOP	0.173 "	4.4 mm
Texas Instruments SN74AHCT32QPWR	OR Gate	125 °C	-40 °C	14-TSSOP	0.8 V	4.5 V	5.5 V	8 mA	8 mA	2	Surface Mount	7.9 ns	4	14-TSSOP	0.173 "	4.4 mm
Texas Instruments SN74AHCT32QPWRG4Q1	OR Gate	125 °C	-40 °C	14-TSSOP	0.8 V	4.5 V	5.5 V	8 mA	8 mA	2	Surface Mount	7.9 ns	4	14-TSSOP	0.173 "	4.4 mm				Automotive		AEC-Q100

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 0.46
		10	$ 0.40
		25	$ 0.37
		100	$ 0.30
		250	$ 0.28
		500	$ 0.23
		1000	$ 0.18
	Digi-Reel®	1	$ 0.46
		10	$ 0.40
		25	$ 0.37
		100	$ 0.30
		250	$ 0.28
		500	$ 0.23
		1000	$ 0.18
	Tape & Reel (TR)	3000	$ 0.16
		6000	$ 0.15
		15000	$ 0.14
		30000	$ 0.14
		75000	$ 0.13
Texas Instruments	LARGE T&R	1	$ 0.17
		100	$ 0.12
		250	$ 0.09
		1000	$ 0.06

Description

General part information

SN74AHCT32-Q1 Series

The SNx4AHCT32 devices are quadruple 2-input positive-OR gates. These devices perform the Boolean function Y = A × B or Y = A + B in positive logic.

Documents

Technical documentation and resources

Datasheet

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Application note

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Application note

SN74AHCT32BQAR

Deep-Dive with AI

SN74AHCT32BQAR

Deep-Dive with AI

Technical Specifications

SN74AHCT32-Q1 Series

Pricing

Description

SN74AHCT32-Q1 Series

Documents

Datasheet

How to Select Little Logic (Rev. A)

TI IBIS File Creation, Validation, and Distribution Processes

Little Logic Guide 2018 (Rev. G)

Texas Instruments Little Logic Application Report

CMOS Power Consumption and CPD Calculation (Rev. B)

Live Insertion

LOGIC Pocket Data Book (Rev. B)

Advanced High-Speed CMOS (AHC) Logic Family (Rev. C)

Design Summary for WCSP Little Logic (Rev. B)

Selecting the Right Level Translation Solution (Rev. A)

Military Advanced High-Speed CMOS Logic (AHC/AHCT) (Rev. C)

AHC/AHCT Designer's Guide February 2000 (Rev. D)

Implications of Slow or Floating CMOS Inputs (Rev. E)

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices

Logic Guide (Rev. AB)

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

SN74AHCT32-Q1 Series