Zenode.ai Logo
Beta
NCP337FCT2G
Integrated Circuits (ICs)

SN74LVC1T45YZTR

Obsolete
Texas Instruments

IC TRANSLTR BIDIRECTIONAL 6DSBGA

Deep-Dive with AI

Search across all available documentation for this part.

NCP337FCT2G
Integrated Circuits (ICs)

SN74LVC1T45YZTR

Obsolete
Texas Instruments

IC TRANSLTR BIDIRECTIONAL 6DSBGA

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVC1T45YZTR
Channel TypeBidirectional
Channels per Circuit1
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / CaseDSBGA, 6-UFBGA
Supplier Device Package6-DSBGA
Translator TypeVoltage Level
Voltage - VCCA [Max]5.5 V
Voltage - VCCA [Min]1.65 V
Voltage - VCCB [Max]5.5 V
Voltage - VCCB [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SN74LVC1T45-Q1 Series

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.65V to 5.5V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65V to 5.5V. This allows for universal low-voltage bidirectional translation between any of the 1.8V, 2.5V, 3.3V, and 5V voltage nodes.

The SN74LVC1T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry is always active on both A and B ports and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

The SN74LVC1T45 is designed so that the DIR input is powered by VCCA. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The VCC isolation feature is designed so that if either VCC input is at GND, then both ports are in the high-impedance state.

Documents

Technical documentation and resources

No documents available