Zenode.ai Logo
Beta
8-SOIC
Integrated Circuits (ICs)

CAV25010VE-GT3

Active
ON Semiconductor

1-KB SPI SERIAL CMOS EEPROM - AUTOMOTIVE GRADE/ REEL

Deep-Dive with AI

Search across all available documentation for this part.

8-SOIC
Integrated Circuits (ICs)

CAV25010VE-GT3

Active
ON Semiconductor

1-KB SPI SERIAL CMOS EEPROM - AUTOMOTIVE GRADE/ REEL

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationCAV25010VE-GT3
Clock Frequency10 MHz
GradeAutomotive
Memory FormatEEPROM
Memory InterfaceSPI
Memory Organization128 x 8
Memory Size128 B
Memory TypeNon-Volatile
Mounting TypeSurface Mount
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Package / Case8-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
QualificationAEC-Q100
Supplier Device Package8-SOIC
TechnologyEEPROM
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2.5 V
Write Cycle Time - Word, Page5 ms

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.44
10$ 0.39
25$ 0.37
50$ 0.36
100$ 0.34
250$ 0.33
500$ 0.32
1000$ 0.31
Digi-Reel® 1$ 0.44
10$ 0.39
25$ 0.37
50$ 0.36
100$ 0.34
250$ 0.33
500$ 0.32
1000$ 0.31
Tape & Reel (TR) 3000$ 0.29
6000$ 0.28
9000$ 0.27
15000$ 0.27
21000$ 0.26
30000$ 0.26
NewarkEach (Supplied on Full Reel) 3000$ 0.29
6000$ 0.27
12000$ 0.25
18000$ 0.23
30000$ 0.22
ON SemiconductorN/A 1$ 0.23

Description

General part information

CAV25010 Series

The CAV25010 is a EEPROM Serial 1-Kb SPI - Automotive Grade device internally organized as 128x8 bits. The device features a 16-byte page write buffer and support the Serial Peripheral Interface (SPI) protocol. The CAV25010 is enabled through a Chip Select (CS) input. In addition, the required bus signals are a clock input (SCK), data input (SI) and data output (SO) lines. TheHOLDinput may be used to pause any serial communication with the CAV25010 device. This device features software and hardware write protection, including partial as well as full array protection.

Documents

Technical documentation and resources