Specification	CD74HCT273M

Clock Frequency	50 MHz
Current - Output High, Low [custom]	4 mA
Current - Output High, Low [custom]	4 mA
Current - Quiescent (Iq)	8 ÁA
Input Capacitance	10 pF
Max Propagation Delay @ V, Max CL	30 ns
Mounting Type	Surface Mount
Number of Bits per Element	8
Number of Elements	1
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-55 °C
Output Type	Non-Inverted
Package / Case	20-SOIC
Package / Case [y]	0.295 in
Package / Case [y]	7.5 mm
Supplier Device Package	20-SOIC
Trigger Type	Positive Edge
Type	D-Type
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	4.5 V

SN74HCT273 Series

High Speed CMOS Logic Octal D-Type Flip-Flop with Reset

Part	Package / Case	Trigger Type	Input Capacitance	Max Propagation Delay @ V, Max CL	Current - Quiescent (Iq)	Operating Temperature [Max]	Operating Temperature [Min]	Mounting Type	Number of Bits per Element	Clock Frequency	Voltage - Supply [Min]	Voltage - Supply [Max]	Output Type	Type	Number of Elements	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Supplier Device Package	Operating Temperature [Max]	Operating Temperature [Min]	Package / Case [y]	Package / Case [y]	Package / Case	Package / Case	Package / Case [x]
Texas Instruments SN74HCT273DBR	20-SSOP	Positive Edge	3 pF	29 ns	8 ÁA	85 °C	-40 °C	Surface Mount	8	37 MHz	4.5 V	5.5 V	Non-Inverted	D-Type	1	4 mA	4 mA	20-SSOP
Texas Instruments CD74HCT273M	20-SOIC	Positive Edge	10 pF	30 ns	8 ÁA			Surface Mount	8	50 MHz	4.5 V	5.5 V	Non-Inverted	D-Type	1	4 mA	4 mA	20-SOIC	125 °C	-55 °C	0.295 in	7.5 mm
Texas Instruments SN74HCT273DWE4	20-SOIC	Positive Edge	3 pF	29 ns	8 ÁA	85 °C	-40 °C	Surface Mount	8	37 MHz	4.5 V	5.5 V	Non-Inverted	D-Type	1	4 mA	4 mA	20-SOIC			0.295 in	7.5 mm
Texas Instruments CD74HCT273E	20-DIP	Positive Edge	10 pF	30 ns	8 ÁA			Through Hole	8	50 MHz	4.5 V	5.5 V	Non-Inverted	D-Type	1	4 mA	4 mA	20-PDIP	125 °C	-55 °C			7.62 mm	0.3 in
Texas Instruments CD74HCT273M96	20-SOIC	Positive Edge	10 pF	30 ns	8 ÁA			Surface Mount	8	50 MHz	4.5 V	5.5 V	Non-Inverted	D-Type	1	4 mA	4 mA	20-SOIC	125 °C	-55 °C	0.295 in	7.5 mm
Texas Instruments SN74HCT273DW	20-SOIC	Positive Edge	3 pF	29 ns	8 ÁA	85 °C	-40 °C	Surface Mount	8	37 MHz	4.5 V	5.5 V	Non-Inverted	D-Type	1	4 mA	4 mA	20-SOIC			0.295 in	7.5 mm
Texas Instruments SN74HCT273DWR	20-SOIC	Positive Edge	3 pF	29 ns	8 ÁA	85 °C	-40 °C	Surface Mount	8	37 MHz	4.5 V	5.5 V	Non-Inverted	D-Type	1	4 mA	4 mA	20-SOIC			0.295 in	7.5 mm
Texas Instruments SN74HCT273PW	20-TSSOP	Positive Edge	3 pF	29 ns	8 ÁA	85 °C	-40 °C	Surface Mount	8	37 MHz	4.5 V	5.5 V	Non-Inverted	D-Type	1	4 mA	4 mA	20-TSSOP			4.4 mm				0.173 in
Texas Instruments SN74HCT273PWR	20-TSSOP	Positive Edge	3 pF	29 ns	8 ÁA	85 °C	-40 °C	Surface Mount	8	37 MHz	4.5 V	5.5 V	Non-Inverted	D-Type	1	4 mA	4 mA	20-TSSOP			4.4 mm				0.173 in
Texas Instruments SN74HCT273PWT	20-TSSOP	Positive Edge	3 pF	29 ns	8 ÁA	85 °C	-40 °C	Surface Mount	8	37 MHz	4.5 V	5.5 V	Non-Inverted	D-Type	1	4 mA	4 mA	20-TSSOP			4.4 mm				0.173 in

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tube	1	$ 1.45
		10	$ 1.30
		25	$ 1.23
		391	$ 0.77
Texas Instruments	TUBE	1	$ 1.08
		100	$ 0.83
		250	$ 0.61
		1000	$ 0.44

Description

General part information

SN74HCT273 Series

These devices are positive-edge-triggered D-type flip-flops with a common enable input. The ’HCT273 devices are similar to the ’HCT377 devices, but feature a common clear enable (CLR) input instead of a latched clock.

Documents

Technical documentation and resources

CD74HCT273M

Deep-Dive with AI

CD74HCT273M

Deep-Dive with AI

Technical Specifications

SN74HCT273 Series

Pricing

Description

SN74HCT273 Series

Documents

Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc

Designing With Logic (Rev. C)

SN54/74HCT CMOS Logic Family Applications and Restrictions

Signal Switch Data Book (Rev. A)

CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 datasheet (Rev. C)

Logic Guide (Rev. AB)

Power-Up Behavior of Clocked Devices (Rev. B)

Implications of Slow or Floating CMOS Inputs (Rev. E)

TI IBIS File Creation, Validation, and Distribution Processes

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

LOGIC Pocket Data Book (Rev. B)

CMOS Power Consumption and CPD Calculation (Rev. B)

SN74HCT273 Series