Zenode.ai Logo
Beta
HTQFP (PHP)
Integrated Circuits (ICs)

TPS65218B101PHPT

NRND
Texas Instruments

POWER MANAGEMENT IC (PMIC) FOR ARM CORTEX-A8/A9 SOCS AND FPGA

Deep-Dive with AI

Search across all available documentation for this part.

HTQFP (PHP)
Integrated Circuits (ICs)

TPS65218B101PHPT

NRND
Texas Instruments

POWER MANAGEMENT IC (PMIC) FOR ARM CORTEX-A8/A9 SOCS AND FPGA

Technical Specifications

Parameters and characteristics for this part

SpecificationTPS65218B101PHPT
ApplicationsARM® Cortex™ -A8/A9 SOCs, FPGA
Mounting TypeSurface Mount
Number of Outputs7
Operating Temperature [Max]105 ░C
Operating Temperature [Min]-40 °C
Package / Case48-PowerTQFP
Supplier Device Package48-HTQFP (7x7)
Voltage - Input [Max]5.5 V
Voltage - Input [Min]2.2 V
Voltage - OutputMultiple

TPS65218D0 Series

Integrated power management (PMIC) for ARM® Cortex™-A8/A9 SOCs and FPGAs

PartSupplier Device PackagePackage / CaseApplicationsVoltage - Input [Min]Voltage - Input [Max]Mounting TypeNumber of OutputsVoltage - OutputOperating Temperature [Min]Operating Temperature [Max]Utilized IC / PartSupplied ContentsFunctionType
48-TQFP-PHP
Texas Instruments
48-HTQFP (7x7)
48-PowerTQFP
ARM® Cortex™ -A8/A9 SOCs
FPGA
2.2 V
5.5 V
Surface Mount
7
Multiple
-40 °C
105 ░C
HTQFP (PHP)
Texas Instruments
48-HTQFP (7x7)
48-PowerTQFP
ARM® Cortex™ -A8/A9 SOCs
FPGA
2.2 V
5.5 V
Surface Mount
7
Multiple
-40 °C
105 ░C
VQFN (RSL)
Texas Instruments
48-VQFN (6x6)
48-VFQFN Exposed Pad
ARM® Cortex™ -A8/A9 SOCs
FPGA
2.2 V
5.5 V
Surface Mount
7
Multiple
-40 °C
105 ░C
Texas Instruments-TPS65218D0PHPR PMIC Solutions Power Management IC 2.7V to 5.5V 48-Pin HTQFP EP T/R
Texas Instruments
48-HTQFP (7x7)
48-PowerTQFP
ARM® Cortex™ -A8/A9 SOCs
FPGA
2.2 V
5.5 V
Surface Mount
7
Multiple
-40 °C
105 ░C
Texas Instruments-TPS65218EVM-100 Power Management Development Boards and Kits TPS65218 PMIC Solution Evaluation Board
Texas Instruments
TPS65218
Board(s)
Integrated Power Supply
Power Management
48-VQFN-RSL
Texas Instruments
48-VQFN (6x6)
48-VFQFN Exposed Pad
ARM® Cortex™ -A8/A9 SOCs
FPGA
2.2 V
5.5 V
Surface Mount
7
Multiple
-40 °C
105 ░C
48-TQFP-PHP
Texas Instruments
48-HTQFP (7x7)
48-PowerTQFP
ARM® Cortex™ -A8/A9 SOCs
FPGA
2.2 V
5.5 V
Surface Mount
7
Multiple
-40 °C
105 ░C
VQFN (RSL)
Texas Instruments
48-VQFN (6x6)
48-VFQFN Exposed Pad
ARM® Cortex™ -A8/A9 SOCs
FPGA
2.2 V
5.5 V
Surface Mount
7
Multiple
-40 °C
105 ░C
HTQFP (PHP)
Texas Instruments
48-HTQFP (7x7)
48-PowerTQFP
ARM® Cortex™ -A8/A9 SOCs
FPGA
2.2 V
5.5 V
Surface Mount
7
Multiple
-40 °C
105 ░C
HTQFP (PHP)
Texas Instruments
48-HTQFP (7x7)
48-PowerTQFP
ARM® Cortex™ -A8/A9 SOCs
FPGA
2.2 V
5.5 V
Surface Mount
7
Multiple
-40 °C
105 ░C

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 7.66
10$ 6.92
25$ 6.60
100$ 5.73
Digi-Reel® 1$ 7.66
10$ 6.92
25$ 6.60
100$ 5.73
Tape & Reel (TR) 250$ 5.47
500$ 4.99
1250$ 4.34
Texas InstrumentsSMALL T&R 1$ 6.74
100$ 5.50
250$ 4.32
1000$ 3.66

Description

General part information

TPS65218D0 Series

The TPS65218D0 is a single chip, power-management IC (PMIC) specifically designed to support the AM335x and AM438x line of processors in both portable (Li-Ion battery) and nonportable (5-V adapter) applications. The device is characterized across a –40°C to +105°C temperature range, making it suitable for various industrial applications.

The TPS65218D0 is specifically designed to provide power management for all the functionalities of the AM438x processor. The DC/DC converters DCDC1 through DCDC4 are intended to power the core, MPU, DDR memory, and 3.3-V analog and I/O, respectively. LDO1 provides the 1.8-V analog and I/O for the processor. GPIO1 and GPO2 allow for memory reset and GPIO3 allows for warm reset (335x only) of the DCDC1 and DCDC2 converters. The I2C interface allows the user to enable and disable all voltage regulators, load switches, and GPIOs. Additionally, UVLO and supervisor voltage thresholds, power-up sequence, and power-down sequence can be programmed through I2C. Interrupts for overtemperature, overcurrent, and undervoltage can be monitored as well. The supervisor monitors DCDC1 through DCDC4 and LDO1. The supervisor has two settings, one for typical undervoltage tolerance (STRICT = 0b), and one for tight undervoltage and overvoltage tolerances (STRICT = 1b). A power-good signal indicates proper regulation of the five voltage regulators.

Three hysteretic step-down converters are targeted at providing power for the processor core, MPU, and DDRx memory. The default output voltages for each converter can be adjusted through the I2C interface. DCDC1 and DCDC2 feature dynamic voltage scaling to provide power at all operating points of the processor. DCDC1 and DCDC2 also have programmable slew rates to help protect processor components. DCDC3 remains powered while the processor is in a sleep mode to maintain power to DDRx memory. Backup power provides two step-down converters for the tamper, RTC, or both domains of the processor if system power fails or is disabled. If both system power and coin-cell battery are connected to the PMIC, power is not drawn from the coin-cell battery. A separate power good signal monitors the backup converters. A battery backup monitor determines the power level of the coin-cell battery.