Deep-Dive with AI
Search across all available documentation for this part.
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 74HCT259DB,112 |
|---|---|
| Circuit | 1:8 |
| Current - Output High | 4 mA |
| Current - Output Low | 4 mA |
| Delay Time - Propagation | 20 ns |
| Independent Circuits | 1 |
| Logic Type | Addressable, D-Type |
| Mounting Type | Surface Mount |
| Operating Temperature (Max) | 125 °C |
| Operating Temperature (Min) | -40 °C |
| Output Type | Standard |
| Package Length | 0.209 in |
| Package Name | 16-SSOP |
| Package Width | 5.3 mm |
| Voltage - Supply (Maximum) | 5.5 V |
| Voltage - Supply (Minimum) | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | Updated |
|---|---|---|---|---|
CAD
3D models and CAD resources for this part
Description
General part information
74HCT259 Series
The MC74HCT259A is identical in pinout to the LS259. The device inputs are compatible with standard CMOS and LSTTL outputs. The HCT259A has four modes of operation as shown in the mode selection table. In the addressable latch mode, the data on Data In is written into the addressed latch. The addressed latch follows the data input with all nonaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the oneofeight decoding or demultiplexing mode, the addressed output follows the state of Data In with all other outputs in the LOW state. In the Reset mode all outputs are LOW and unaffected by the address and data inputs. When operating the HCT259A as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.
Documents
Technical documentation and resources
