Zenode.ai Logo
Beta
CDIP (JG)
Integrated Circuits (ICs)

5962-9955702QPA

Active
Texas Instruments

12-BIT, 2.5 US DUAL DAC, SERIAL INPUT, PGRMABLE SETTLING TIME, SIMULTANEOUS UPDATE, LOW POWER

Deep-Dive with AI

Search across all available documentation for this part.

CDIP (JG)
Integrated Circuits (ICs)

5962-9955702QPA

Active
Texas Instruments

12-BIT, 2.5 US DUAL DAC, SERIAL INPUT, PGRMABLE SETTLING TIME, SIMULTANEOUS UPDATE, LOW POWER

Technical Specifications

Parameters and characteristics for this part

Specification5962-9955702QPA
ArchitectureString DAC
Data Interface3-Wire Serial, DSP, SPI, QSPI, Microwire
Differential OutputFalse
INL/DNL (LSB)0.5 LSB, 4 LSB
Mounting TypeThrough Hole
Number of Bits12 bits
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeVoltage - Buffered
Package / Case7.62 mm
Package / Case0.3 in
Package / Case8-CDIP
Reference TypeExternal
Settling Time12.5 µs
Supplier Device Package8-CDIP
Voltage - Supply, Analog [Max]5.5 V
Voltage - Supply, Analog [Min]4.5 V
Voltage - Supply, Digital [Max]5.5 V
Voltage - Supply, Digital [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyBulk 3$ 126.28
Texas InstrumentsTUBE 1$ 116.63
100$ 105.57
250$ 102.55
1000$ 100.54

Description

General part information

TLC5618AM Series

The TLC5618 is a dual 12-bit voltage output digital-to-analog converter (DAC) with buffered reference inputs (high impedance). The DACs have an output voltage range that is two times the reference voltage, and the DACs are monotonic. The device is simple to use, running from a single supply of 5 V. A power-on reset function is incorporated in the device to ensure repeatable start-up conditions.

Digital control of the TLC5618 is over a 3-wire CMOS-compatible serial bus. The device receives a 16-bit word for programming and producing the analog output. The digital inputs feature Schmitt triggers for high noise immunity. Digital communication protocols include the SPI™, QSPI™, and Microwire™ standards.

Two versions of the device are available. The TLC5618 does not have an internal state machine and is dependent on all external timing signals. The TLC5618A has an internal state machine that counts the number of clocks from the falling edge of CS\ and then updates and disables the device from accepting further data inputs. The TLC5618A is recommended for TMS320 and SPI processors, and the TLC5618 is recommended only for SPI or 3-wire serial port processors. The TLC5618A is backward-compatible and designed to work in TLC5618 designed systems.