
Deep-Dive with AI
Search across all available documentation for this part.

Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CDCE431Y |
|---|---|
| Differential - Input:Output | No/Yes |
| Divider/Multiplier | Yes/No |
| Frequency - Max [Max] | 1.2 GHz |
| Input | LVCMOS, Crystal |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVPECL, LVDS |
| Package / Case | Die |
| PLL | True |
| Ratio - Input:Output [custom] | 1:1 |
| Supplier Device Package | Diesale |
| Type | Clock Generator |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
Description
General part information
CDCE421A Series
The CDCE421A is a high-performance, low phase noise clock generator. It has two fully-integrated, low-noise, LC-based voltage-controlled oscillators (VCOs) that operate in the 1.750-GHz to 2.350-GHz frequency range. It also features an integrated crystal oscillator that operates in conjunction with an external AT-cut crystal to produce a stable frequency reference for the phase-locked loop (PLL) based frequency synthesizer.
The output frequency (fOUT) is proportional to the frequency of the input crystal (fXTAL). The prescaler divider, feedback divider, output divider, and VCO selection set the output frequency with respect to fXTAL.
In the CDCE421A, the feedback divider is set automatically with respect to the prescaler setting. The product of the prescaler and the feedback divider should be between 60 and 64 as shown in to maintain a stable control loop.
Documents
Technical documentation and resources
No documents available