LMH0050SQE/NOPB
ActiveHD/ SD/ DVB-ASI SDI SERIALZIER WITH LVDS INTERFACE
Deep-Dive with AI
Search across all available documentation for this part.
LMH0050SQE/NOPB
ActiveHD/ SD/ DVB-ASI SDI SERIALZIER WITH LVDS INTERFACE
Technical Specifications
Parameters and characteristics for this part
| Specification | LMH0050SQE/NOPB |
|---|---|
| Data Rate | 2.97 Gbps |
| Function | Serializer |
| Input Type | LVDS |
| Mounting Type | Surface Mount |
| Number of Inputs | 4 |
| Number of Outputs | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | 1.81 mOhm |
| Package / Case | 48-WFQFN Exposed Pad |
| Supplier Device Package | 48-WQFN (7x7) |
| Voltage - Supply | 2.5 V, 3.3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 28.69 | |
| Digi-Reel® | 1 | $ 28.69 | ||
| Tape & Reel (TR) | 250 | $ 21.55 | ||
| Texas Instruments | SMALL T&R | 1 | $ 22.52 | |
| 100 | $ 20.02 | |||
| 250 | $ 16.45 | |||
| 1000 | $ 14.72 | |||
Description
General part information
LMH0050 Series
The LMH0340/0040/0070/0050 SDI Serializers are part of TI’s family of FPGA-Attach SER/DES products supporting 5-bit LVDS interfaces with FPGAs. An FPGA Host will format data with supplied IP such that the output of the LMH0340 is compliant with the requirements of DVB-ASI, SMPTE 259M-C, SMPTE 292M and SMPTE 424M standards. See for details on which Standards are supported per device.
The interface between the SER (Serializer) and the FPGA consists of a 5 bit wide LVDS data bus, an LVDS clock and an SMBus interface. The LMH0340/0040/0070 SER devices include an integrated cable driver which is fully compliant with all of the SMPTE specifications listed above. The LMH0050 has a CML output driver that can drive a differential transmission line or interface to a cable driver.
The FPGA-Attach SER/DES family is supported by a suite of IP which allows the design engineer to quickly develop video applications using the SER/DES products. The SER is packaged in a physically small 48-pin WQFN package.
Documents
Technical documentation and resources
