Zenode.ai Logo
Beta
TSSOP (DGG)
Integrated Circuits (ICs)

SN74ALVTH16373GR

Obsolete
Texas Instruments

2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

TSSOP (DGG)
Integrated Circuits (ICs)

SN74ALVTH16373GR

Obsolete
Texas Instruments

2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ALVTH16373GR
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low [custom]8 mA
Current - Output High, Low [custom]8 mA
Delay Time - Propagation1 ns
Independent Circuits2
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case48-TFSOP
Package / Case0.24 in
Package / Case [custom]6.1 mm
Supplier Device Package48-TSSOP
Voltage - Supply [Max]2.7 V, 3.6 V
Voltage - Supply [Min]2.3 V, 3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
Texas InstrumentsLARGE T&R 1$ 1.48
100$ 1.14
250$ 0.84
1000$ 0.60

Description

General part information

SN74ALVTH16373 Series

The 'ALVTH16373 devices are 16-bit transparent D-type latches with 3-state outputs designed for 2.5-V or 3.3-V VCCoperation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (OE\) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.