
Deep-Dive with AI
Search across all available documentation for this part.

Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | DG406DY |
|---|---|
| Channel Capacitance (CS(off), CD(off)) [custom] | 8 pF |
| Channel Capacitance (CS(off), CD(off)) [custom] | 160 pF |
| Channel-to-Channel Matching (ΔRon) | 5 Ohm |
| Charge Injection | 40 pC |
| Current - Leakage (IS(off)) (Max) | 500 pA |
| Mounting Type | Surface Mount |
| Multiplexer/Demultiplexer Circuit | 16:1 |
| Number of Circuits | 1 |
| On-State Resistance (Max) [Max] | 100 Ohms |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 28-SOIC |
| Package / Case [x] | 0.295 in |
| Package / Case [y] | 7.5 mm |
| Supplier Device Package | 28-SOIC |
| Switch Time (Ton, Toff) (Max) [custom] | 150 ns |
| Switch Time (Ton, Toff) (Max) [custom] | 200 ns |
| Voltage - Supply, Dual (V±) [Max] | 20 V |
| Voltage - Supply, Dual (V±) [Min] | -5 V |
| Voltage - Supply, Single (V+) [Max] | 34 V |
| Voltage - Supply, Single (V+) [Min] | 5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
Description
General part information
DG406 Series
The DG406 and DG407 monolithic CMOS analog multiplexers are drop-in replacements for the popular DG506A and DG507A series devices. They each include an array of sixteen analog switches, a TTL and CMOS compatible digital decode circuit for channel selection, a voltage reference for logic thresholds, and an ENABLE input for device selection when several multiplexers are present. These multiplexers feature lower signal ON-resistance (100Ω) and faster transition time (tTRANS300ns) compared to the DG506A and DG507A. Charge injection has been reduced, simplifying sample and hold applications. The improvements in the DG406 series are made possible by using a high voltage silicon-gate process. An epitaxial layer prevents the latch-up associated with older CMOS technologies. The 44V maximum voltage range permits controlling 30VP-Psignals when operating with ±15V power supplies. The sixteen switches are bilateral, equally matched for AC or bidirectional signals. The ON-resistance variation with analog signals is quite low over a ±5V analog input range.
Documents
Technical documentation and resources