Zenode.ai Logo
Beta
64-pin (RGC) package image
Integrated Circuits (ICs)

ADS62C17IRGCR

Active
Texas Instruments

2-CHANNEL DUAL ADC PIPELINED 200MSPS 11-BIT PARALLEL/SERIAL/LVDS 64-PIN VQFN EP T/R

Deep-Dive with AI

Search across all available documentation for this part.

64-pin (RGC) package image
Integrated Circuits (ICs)

ADS62C17IRGCR

Active
Texas Instruments

2-CHANNEL DUAL ADC PIPELINED 200MSPS 11-BIT PARALLEL/SERIAL/LVDS 64-PIN VQFN EP T/R

Technical Specifications

Parameters and characteristics for this part

SpecificationADS62C17IRGCR
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceLVDS - Parallel, Parallel
FeaturesSimultaneous Sampling
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters2
Number of Bits11
Number of Inputs2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case64-VFQFN Exposed Pad
Ratio - S/H:ADC1:1
Reference TypeExternal, Internal
Sampling Rate (Per Second)200 M
Supplier Device Package64-VQFN (9x9)
Voltage - Supply, Analog [Max]3.8 V
Voltage - Supply, Analog [Min]3.15 V
Voltage - Supply, Digital [Max]1.9 V
Voltage - Supply, Digital [Min]1.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2000$ 79.86
Texas InstrumentsLARGE T&R 1$ 84.97
100$ 82.42
250$ 68.62
1000$ 63.89

Description

General part information

ADS62C17 Series

ADS62C17 is a dual channel 11-bit, 200 MSPS A/D converter that combines high dynamic performance and low power consumption in a compact 64 QFN package. This makes it well-suited for multi-carrier, wide band-width communications applications.

ADS62C17 uses TI-proprietarySNRBoosttechnology that can be used to overcome SNR limitation due to quantization noise for bandwidths less than Nyquist (Fs/2). It includes several useful and commonly used digital functions such as ADC offset correction, gain (0 to 6 dB in steps of 0.5 dB) and gain tuning (in fine steps of 0.001 dB).

The gain option can be used to improve SFDR performance at lower full-scale input ranges. Using the gain tuning capability, each channel’s gain can be set independently to improve channel-to-channel gain matching. The device also includes a dc offset correction loop that can be used to cancel the ADC offset.