
SN74ALS373AN
ActiveOCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
Deep-Dive with AI
Search across all available documentation for this part.

SN74ALS373AN
ActiveOCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74ALS373AN |
|---|---|
| Circuit [custom] | 8 |
| Circuit [custom] | 8 |
| Current - Output High, Low [custom] | 24 mA |
| Current - Output High, Low [custom] | 2.6 mA |
| Delay Time - Propagation | 6 ns |
| Independent Circuits | 1 |
| Logic Type | D-Type Transparent Latch |
| Mounting Type | Through Hole |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Output Type | Tri-State |
| Package / Case | 20-DIP |
| Package / Case | 7.62 mm |
| Package / Case | 0.3 in |
| Supplier Device Package | 20-PDIP |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 1.44 | |
| 20 | $ 1.29 | |||
| 40 | $ 1.22 | |||
| 100 | $ 1.00 | |||
| 260 | $ 0.94 | |||
| 500 | $ 0.83 | |||
| 1000 | $ 0.65 | |||
| 2500 | $ 0.61 | |||
| 5000 | $ 0.58 | |||
| Newark | Each | 1 | $ 1.84 | |
| 10 | $ 1.71 | |||
| 40 | $ 1.59 | |||
| 60 | $ 1.52 | |||
| 100 | $ 1.44 | |||
| 260 | $ 1.36 | |||
| 500 | $ 1.34 | |||
| Texas Instruments | TUBE | 1 | $ 1.17 | |
| 100 | $ 0.90 | |||
| 250 | $ 0.67 | |||
| 1000 | $ 0.47 | |||
Description
General part information
SN74ALS373A Series
These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.
A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.
Documents
Technical documentation and resources